[v2,0/2] at91-sama5d2_shdwc shutdown controller

Message

Claudiu Beznea Dec. 20, 2019, 3:31 p.m. UTC

PMC master clock register offset is different b/w sam9x60 and
other SoCs. Since there is a need of this register offset in
shutdown procedure we need to have it per SoC. This is what
this series does.

Changes in v2:
- do not use r5 as intermediary registers in at91_poweroff 

Claudiu Beznea (2):
  power: reset: at91-poweroff: introduce struct shdwc_reg_config
  power: reset: at91-poweroff: use proper master clock register offset

 drivers/power/reset/at91-sama5d2_shdwc.c | 72 +++++++++++++++++++++-----------
 1 file changed, 47 insertions(+), 25 deletions(-)

Comments

Claudiu Beznea Jan. 14, 2020, 10:34 a.m. UTC | #1

Hi Sebastien,

I know you may busy, I just want to be sure that you didn't forgot this series.

Thank you,
Claudiu Beznea

On 20.12.2019 17:31, Claudiu Beznea wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> PMC master clock register offset is different b/w sam9x60 and
> other SoCs. Since there is a need of this register offset in
> shutdown procedure we need to have it per SoC. This is what
> this series does.
> 
> Changes in v2:
> - do not use r5 as intermediary registers in at91_poweroff
> 
> Claudiu Beznea (2):
>   power: reset: at91-poweroff: introduce struct shdwc_reg_config
>   power: reset: at91-poweroff: use proper master clock register offset
> 
>  drivers/power/reset/at91-sama5d2_shdwc.c | 72 +++++++++++++++++++++-----------
>  1 file changed, 47 insertions(+), 25 deletions(-)
> 
> --
> 2.7.4
> 
>

Sebastian Reichel Jan. 15, 2020, 8:52 p.m. UTC | #2

Hi

It wasn't lost, I just did not yet collect patches for the next
merge window. I queued the complete patchset to my for-next branch
now.

-- Sebastian

On Tue, Jan 14, 2020 at 10:34:55AM +0000, [e-mail] wrote:
> Hi Sebastian,
> 
> I know you may busy, I just want to be sure that you didn't forgot this series.
> 
> Thank you,
> Claudiu Beznea
> 
> On 20.12.2019 17:31, Claudiu Beznea wrote:
> > EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> > 
> > PMC master clock register offset is different b/w sam9x60 and
> > other SoCs. Since there is a need of this register offset in
> > shutdown procedure we need to have it per SoC. This is what
> > this series does.
> > 
> > Changes in v2:
> > - do not use r5 as intermediary registers in at91_poweroff
> > 
> > Claudiu Beznea (2):
> >   power: reset: at91-poweroff: introduce struct shdwc_reg_config
> >   power: reset: at91-poweroff: use proper master clock register offset
> > 
> >  drivers/power/reset/at91-sama5d2_shdwc.c | 72 +++++++++++++++++++++-----------
> >  1 file changed, 47 insertions(+), 25 deletions(-)
> > 
> > --
> > 2.7.4
> > 
> >