Message ID | 1590153569-21706-1-git-send-email-mkshah@codeaurora.org (mailing list archive) |
---|---|
Headers | show
Return-Path: <SRS0=o12P=7E=vger.kernel.org=linux-arm-msm-owner@kernel.org> Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id C39E91391 for <patchwork-linux-arm-msm@patchwork.kernel.org>; Fri, 22 May 2020 13:20:35 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id ACB2920756 for <patchwork-linux-arm-msm@patchwork.kernel.org>; Fri, 22 May 2020 13:20:35 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mg.codeaurora.org header.i=@mg.codeaurora.org header.b="qJRAXDsp" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729046AbgEVNUe (ORCPT <rfc822;patchwork-linux-arm-msm@patchwork.kernel.org>); Fri, 22 May 2020 09:20:34 -0400 Received: from mail27.static.mailgun.info ([104.130.122.27]:49676 "EHLO mail27.static.mailgun.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729751AbgEVNUd (ORCPT <rfc822;linux-arm-msm@vger.kernel.org>); Fri, 22 May 2020 09:20:33 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1590153633; h=Message-Id: Date: Subject: Cc: To: From: Sender; bh=Wf+Ft3GAXv6Hn11ap7JENTyHYvhs9XYIKDP7SgyDCBk=; b=qJRAXDsphGbjekTPuoYxBUlxuzhuV38KbzUKu2Z2BocLGBh3sXz1GsrR9FznMZbxGFROi+4B QG4cS7VL6gkdGImrHgtEJJwl/oj+rmXEvKsf/lhll1GGx8VytRZW9/PTh0gKLyUn+rrpxluT qZxPR6TqmQtdiDa9fT+egAN8vQg= X-Mailgun-Sending-Ip: 104.130.122.27 X-Mailgun-Sid: WyI1MzIzYiIsICJsaW51eC1hcm0tbXNtQHZnZXIua2VybmVsLm9yZyIsICJiZTllNGEiXQ== Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n03.prod.us-west-2.postgun.com with SMTP id 5ec7d1872a41f3ed006fdfe3 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Fri, 22 May 2020 13:20:07 GMT Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 221C1C43391; Fri, 22 May 2020 13:20:07 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.0 required=2.0 tests=ALL_TRUSTED,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mkshah-linux.qualcomm.com (blr-c-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: mkshah) by smtp.codeaurora.org (Postfix) with ESMTPSA id 68FF4C433C8; Fri, 22 May 2020 13:19:56 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 68FF4C433C8 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=none smtp.mailfrom=mkshah@codeaurora.org From: Maulik Shah <mkshah@codeaurora.org> To: bjorn.andersson@linaro.org, maz@kernel.org, linus.walleij@linaro.org, swboyd@chromium.org, evgreen@chromium.org, mka@chromium.org Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, agross@kernel.org, tglx@linutronix.de, jason@lakedaemon.net, dianders@chromium.org, rnayak@codeaurora.org, ilina@codeaurora.org, lsrao@codeaurora.org, Maulik Shah <mkshah@codeaurora.org> Subject: [PATCH 0/4] irqchip: qcom: pdc: Introduce irq_set_wake call Date: Fri, 22 May 2020 18:49:25 +0530 Message-Id: <1590153569-21706-1-git-send-email-mkshah@codeaurora.org> X-Mailer: git-send-email 2.7.4 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: <linux-arm-msm.vger.kernel.org> X-Mailing-List: linux-arm-msm@vger.kernel.org |
Series |
irqchip: qcom: pdc: Introduce irq_set_wake call
|
expand
|
On Fri, May 22, 2020 at 3:20 PM Maulik Shah <mkshah@codeaurora.org> wrote: > pinctrl: qcom: Remove irq_disable callback from msmgpio irqchip > pinctrl: qcom: Add msmgpio irqchip flags For these two: Acked-by: Linus Walleij <linus.walleij@linaro.org> so the irqchip maintainers can merge them. But you ideally also need Björn's ACKs. Yours, Linus Walleij