mbox series

[4.19.y-cip,00/26] Fixes and extension to PCIe EPF

Message ID 20201020145732.30343-1-prabhakar.mahadev-lad.rj@bp.renesas.com (mailing list archive)
Headers show
Series Fixes and extension to PCIe EPF | expand

Message

Lad Prabhakar Oct. 20, 2020, 2:57 p.m. UTC
Hi All,

This patch series is part of RFC series [1] ("Add PCIe EP support for
Renesas R-Car Gen3 and RZ/G2x"). For making it more cleaner and easier
to review series [1] is split up as suggested by Pavel, patches 1-22,
30, 32, 49, 50  are included in this set from [1].

[1] https://patchwork.kernel.org/project/cip-dev/list/?series=363279

Cheers,
Prabhakar


Alan Mikhak (5):
  PCI: endpoint: Set endpoint controller pointer to NULL
  PCI: endpoint: Allocate enough space for fixed size BAR
  PCI: endpoint: Skip odd BAR when skipping 64bit BAR
  PCI: endpoint: Clear BAR before freeing its space
  PCI: endpoint: Cast the page number to phys_addr_t

Hewenliang (1):
  tools: PCI: Fix fd leakage

Jean-Jacques Hiblot (1):
  tools: PCI: Exit with error code when test fails

Kangjie Lu (1):
  PCI: endpoint: Fix a potential NULL pointer dereference

Kishon Vijay Abraham I (17):
  PCI: endpoint: Add new pci_epc_ops to get EPC features
  PCI: dwc: Add ->get_features() callback function to dw_pcie_ep_ops
  PCI: designware-plat: Populate ->get_features() dw_pcie_ep_ops
  PCI: pci-dra7xx: Populate ->get_features() dw_pcie_ep_ops
  PCI: rockchip: Populate ->get_features() dw_pcie_ep_ops
  PCI: cadence: Populate ->get_features() cdns_pcie_epc_ops
  PCI: endpoint: Add helper to get first unreserved BAR
  PCI: endpoint: Fix pci_epf_alloc_space() to set correct MEM TYPE flags
  PCI: pci-epf-test: Remove setting epf_bar flags in function driver
  PCI: pci-epf-test: Do not allocate next BARs memory if current BAR is
    64Bit
  PCI: pci-epf-test: Use pci_epc_get_features() to get EPC features
  PCI: cadence: Remove pci_epf_linkup() from Cadence EP driver
  PCI: rockchip: Remove pci_epf_linkup() from Rockchip EP driver
  PCI: designware-plat: Remove setting epc->features in Designware plat
    EP driver
  PCI: endpoint: Remove features member in struct pci_epc
  PCI: endpoint: Add support to specify alignment for buffers allocated
    to BARs
  PCI: dwc: Fix dw_pcie_ep_raise_msix_irq() to get correct MSI-X table
    address

Kunihiko Hayashi (1):
  PCI: endpoint: Fix clearing start entry in configfs

 drivers/pci/controller/dwc/pci-dra7xx.c       |  13 ++
 .../pci/controller/dwc/pcie-designware-ep.c   |  12 ++
 .../pci/controller/dwc/pcie-designware-plat.c |  17 ++-
 drivers/pci/controller/dwc/pcie-designware.h  |   1 +
 drivers/pci/controller/pcie-cadence-ep.c      |  25 ++--
 drivers/pci/controller/pcie-rockchip-ep.c     |  16 ++-
 drivers/pci/endpoint/functions/pci-epf-test.c | 134 +++++++++++-------
 drivers/pci/endpoint/pci-ep-cfs.c             |   1 +
 drivers/pci/endpoint/pci-epc-core.c           |  56 +++++++-
 drivers/pci/endpoint/pci-epc-mem.c            |   2 +-
 drivers/pci/endpoint/pci-epf-core.c           |  16 ++-
 include/linux/pci-epc.h                       |  33 +++--
 include/linux/pci-epf.h                       |  18 ++-
 tools/pci/pcitest.c                           |   5 +-
 14 files changed, 263 insertions(+), 86 deletions(-)

Comments

Pavel Machek Oct. 20, 2020, 8:40 p.m. UTC | #1
Hi!

> This patch series is part of RFC series [1] ("Add PCIe EP support for
> Renesas R-Car Gen3 and RZ/G2x"). For making it more cleaner and easier
> to review series [1] is split up as suggested by Pavel, patches 1-22,
> 30, 32, 49, 50  are included in this set from [1].

Thanks, applied and pushed out.

Our automated testing did not find anything wrong (but I don't think
that means much).

Best regards,
								Pavel
Lad Prabhakar Oct. 20, 2020, 9:34 p.m. UTC | #2
Hi Pavel,

> -----Original Message-----
> From: Pavel Machek <pavel@denx.de>
> Sent: 20 October 2020 21:41
> To: cip-dev@lists.cip-project.org
> Cc: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>; Pavel Machek <pavel@denx.de>; Biju Das <biju.das.jz@bp.renesas.com>;
> Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>
> Subject: Re: [cip-dev] [PATCH 4.19.y-cip 00/26] Fixes and extension to PCIe EPF
> 
> Hi!
> 
> > This patch series is part of RFC series [1] ("Add PCIe EP support for
> > Renesas R-Car Gen3 and RZ/G2x"). For making it more cleaner and easier
> > to review series [1] is split up as suggested by Pavel, patches 1-22,
> > 30, 32, 49, 50  are included in this set from [1].
> 
> Thanks, applied and pushed out.
> 
Thank you.

Cheers,
Prabhakar

> Our automated testing did not find anything wrong (but I don't think
> that means much).
> 
> Best regards,
> 								Pavel
> --
> DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#5627): https://lists.cip-project.org/g/cip-dev/message/5627
Mute This Topic: https://lists.cip-project.org/mt/77683509/4520388
Group Owner: cip-dev+owner@lists.cip-project.org
Unsubscribe: https://lists.cip-project.org/g/cip-dev/leave/8129055/727948398/xyzzy [cip-dev@archiver.kernel.org]
-=-=-=-=-=-=-=-=-=-=-=-