Message ID | 20211129124359.4069432-2-horatiu.vultur@microchip.com (mailing list archive) |
---|---|
State | Accepted |
Commit | 642fcf53a9ac145c451483036ab73b6dfce7f8d7 |
Delegated to: | Netdev Maintainers |
Headers | show |
Series | net: lan966x: Add lan966x switch driver | expand |
On Mon, Nov 29, 2021 at 01:43:54PM +0100, Horatiu Vultur wrote: > Document the lan966x switch device driver bindings > > Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> > --- > .../net/microchip,lan966x-switch.yaml | 158 ++++++++++++++++++ > 1 file changed, 158 insertions(+) > create mode 100644 Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml > > diff --git a/Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml b/Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml > new file mode 100644 > index 000000000000..d54dc183a033 > --- /dev/null > +++ b/Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml > @@ -0,0 +1,158 @@ > +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/net/microchip,lan966x-switch.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Microchip Lan966x Ethernet switch controller > + > +maintainers: > + - Horatiu Vultur <horatiu.vultur@microchip.com> > + > +description: | > + The lan966x switch is a multi-port Gigabit AVB/TSN Ethernet Switch with > + two integrated 10/100/1000Base-T PHYs. In addition to the integrated PHYs, > + it supports up to 2RGMII/RMII, up to 3BASE-X/SERDES/2.5GBASE-X and up to > + 2 Quad-SGMII/Quad-USGMII interfaces. > + > +properties: > + $nodename: > + pattern: "^switch@[0-9a-f]+$" > + > + compatible: > + const: microchip,lan966x-switch > + > + reg: > + items: > + - description: cpu target > + - description: general control block target > + > + reg-names: > + items: > + - const: cpu > + - const: gcb > + > + interrupts: > + minItems: 1 > + items: > + - description: register based extraction > + - description: frame dma based extraction > + > + interrupt-names: > + minItems: 1 > + items: > + - const: xtr > + - const: fdma > + > + resets: > + items: > + - description: Reset controller used for switch core reset (soft reset) > + - description: Reset controller used for releasing the phy from reset > + > + reset-names: > + items: > + - const: switch > + - const: phy > + > + ethernet-ports: > + type: object additionalProperties: false > + patternProperties: > + "^port@[0-9a-f]+$": > + type: object > + > + allOf: Don't need allOf here. > + - $ref: "http://devicetree.org/schemas/net/ethernet-controller.yaml#" Drop 'http://devicetree.org'. (If you copied that from somewhere, please fix them too.) unevaluatedProperties: false > + > + properties: > + '#address-cells': > + const: 1 > + '#size-cells': > + const: 0 > + > + reg: > + description: > + Switch port number > + > + phys: > + description: > + Phandle of a Ethernet SerDes PHY > + > + phy-mode: > + description: > + This specifies the interface used by the Ethernet SerDes towards > + the PHY or SFP. > + enum: > + - gmii > + - sgmii > + - qsgmii > + - 1000base-x > + - 2500base-x > + > + phy-handle: > + description: > + Phandle of a Ethernet PHY. > + > + sfp: > + description: > + Phandle of an SFP. > + > + managed: true > + > + required: > + - reg > + - phys > + - phy-mode > + > + oneOf: > + - required: > + - phy-handle > + - required: > + - sfp > + - managed > + > +required: > + - compatible > + - reg > + - reg-names > + - interrupts > + - interrupt-names > + - resets > + - reset-names > + - ethernet-ports > + > +additionalProperties: false > + > +examples: > + - | > + #include <dt-bindings/interrupt-controller/arm-gic.h> > + switch: switch@e0000000 { > + compatible = "microchip,lan966x-switch"; > + reg = <0xe0000000 0x0100000>, > + <0xe2000000 0x0800000>; > + reg-names = "cpu", "gcb"; > + interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-names = "xtr"; > + resets = <&switch_reset 0>, <&phy_reset 0>; > + reset-names = "switch", "phy"; > + ethernet-ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port0: port@0 { > + reg = <0>; > + phy-handle = <&phy0>; > + phys = <&serdes 0 0>; > + phy-mode = "gmii"; > + }; > + > + port1: port@1 { > + reg = <1>; > + sfp = <&sfp_eth1>; > + managed = "in-band-status"; > + phys = <&serdes 2 4>; > + phy-mode = "sgmii"; > + }; > + }; > + }; > + > +... > -- > 2.33.0 > >
The 11/30/2021 14:23, Rob Herring wrote: Hi Rob, > > > + items: > > + - const: switch > > + - const: phy > > + > > + ethernet-ports: > > + type: object > > additionalProperties: false Yes, I will add then. But then I will need to add also: properties: '#address-cells': const: 1 '#size-cells': const: 0 > > > + patternProperties: > > + "^port@[0-9a-f]+$": > > + type: object > > + > > + allOf: > > Don't need allOf here. > > > + - $ref: "http://devicetree.org/schemas/net/ethernet-controller.yaml#" > > Drop 'http://devicetree.org'. (If you copied that from somewhere, please > fix them too.) > > unevaluatedProperties: false I will fix this and I would send also a patch for dsa.yaml. > > > + > > + properties: > > + '#address-cells': > > + const: 1 > > + '#size-cells': > > + const: 0 > > + > > + reg: > > + description: > > + Switch port number > > + > > + phys: > > + description: > > + Phandle of a Ethernet SerDes PHY > > + > > + phy-mode: > > + description: > > + This specifies the interface used by the Ethernet SerDes towards > > + the PHY or SFP. > > + enum: > > + - gmii > > + - sgmii > > + - qsgmii > > + - 1000base-x > > + - 2500base-x > > + > > + phy-handle: > > + description: > > + Phandle of a Ethernet PHY. > > + > > + sfp: > > + description: > > + Phandle of an SFP. > > + > > + managed: true > > + > > + required: > > + - reg > > + - phys > > + - phy-mode > > + > > + oneOf: > > + - required: > > + - phy-handle > > + - required: > > + - sfp > > + - managed > > + > > +required: > > + - compatible > > + - reg > > + - reg-names > > + - interrupts > > + - interrupt-names > > + - resets > > + - reset-names > > + - ethernet-ports > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include <dt-bindings/interrupt-controller/arm-gic.h> > > + switch: switch@e0000000 { > > + compatible = "microchip,lan966x-switch"; > > + reg = <0xe0000000 0x0100000>, > > + <0xe2000000 0x0800000>; > > + reg-names = "cpu", "gcb"; > > + interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>; > > + interrupt-names = "xtr"; > > + resets = <&switch_reset 0>, <&phy_reset 0>; > > + reset-names = "switch", "phy"; > > + ethernet-ports { > > + #address-cells = <1>; > > + #size-cells = <0>; > > + > > + port0: port@0 { > > + reg = <0>; > > + phy-handle = <&phy0>; > > + phys = <&serdes 0 0>; > > + phy-mode = "gmii"; > > + }; > > + > > + port1: port@1 { > > + reg = <1>; > > + sfp = <&sfp_eth1>; > > + managed = "in-band-status"; > > + phys = <&serdes 2 4>; > > + phy-mode = "sgmii"; > > + }; > > + }; > > + }; > > + > > +... > > -- > > 2.33.0 > > > >
diff --git a/Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml b/Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml new file mode 100644 index 000000000000..d54dc183a033 --- /dev/null +++ b/Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml @@ -0,0 +1,158 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/microchip,lan966x-switch.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip Lan966x Ethernet switch controller + +maintainers: + - Horatiu Vultur <horatiu.vultur@microchip.com> + +description: | + The lan966x switch is a multi-port Gigabit AVB/TSN Ethernet Switch with + two integrated 10/100/1000Base-T PHYs. In addition to the integrated PHYs, + it supports up to 2RGMII/RMII, up to 3BASE-X/SERDES/2.5GBASE-X and up to + 2 Quad-SGMII/Quad-USGMII interfaces. + +properties: + $nodename: + pattern: "^switch@[0-9a-f]+$" + + compatible: + const: microchip,lan966x-switch + + reg: + items: + - description: cpu target + - description: general control block target + + reg-names: + items: + - const: cpu + - const: gcb + + interrupts: + minItems: 1 + items: + - description: register based extraction + - description: frame dma based extraction + + interrupt-names: + minItems: 1 + items: + - const: xtr + - const: fdma + + resets: + items: + - description: Reset controller used for switch core reset (soft reset) + - description: Reset controller used for releasing the phy from reset + + reset-names: + items: + - const: switch + - const: phy + + ethernet-ports: + type: object + patternProperties: + "^port@[0-9a-f]+$": + type: object + + allOf: + - $ref: "http://devicetree.org/schemas/net/ethernet-controller.yaml#" + + properties: + '#address-cells': + const: 1 + '#size-cells': + const: 0 + + reg: + description: + Switch port number + + phys: + description: + Phandle of a Ethernet SerDes PHY + + phy-mode: + description: + This specifies the interface used by the Ethernet SerDes towards + the PHY or SFP. + enum: + - gmii + - sgmii + - qsgmii + - 1000base-x + - 2500base-x + + phy-handle: + description: + Phandle of a Ethernet PHY. + + sfp: + description: + Phandle of an SFP. + + managed: true + + required: + - reg + - phys + - phy-mode + + oneOf: + - required: + - phy-handle + - required: + - sfp + - managed + +required: + - compatible + - reg + - reg-names + - interrupts + - interrupt-names + - resets + - reset-names + - ethernet-ports + +additionalProperties: false + +examples: + - | + #include <dt-bindings/interrupt-controller/arm-gic.h> + switch: switch@e0000000 { + compatible = "microchip,lan966x-switch"; + reg = <0xe0000000 0x0100000>, + <0xe2000000 0x0800000>; + reg-names = "cpu", "gcb"; + interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "xtr"; + resets = <&switch_reset 0>, <&phy_reset 0>; + reset-names = "switch", "phy"; + ethernet-ports { + #address-cells = <1>; + #size-cells = <0>; + + port0: port@0 { + reg = <0>; + phy-handle = <&phy0>; + phys = <&serdes 0 0>; + phy-mode = "gmii"; + }; + + port1: port@1 { + reg = <1>; + sfp = <&sfp_eth1>; + managed = "in-band-status"; + phys = <&serdes 2 4>; + phy-mode = "sgmii"; + }; + }; + }; + +...
Document the lan966x switch device driver bindings Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> --- .../net/microchip,lan966x-switch.yaml | 158 ++++++++++++++++++ 1 file changed, 158 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/microchip,lan966x-switch.yaml