Message ID | 20220726181133.3262695-4-iskren.chernev@gmail.com (mailing list archive) |
---|---|
State | Superseded |
Headers | show |
Series | PM6125 regulator support | expand |
On Tue, Jul 26, 2022 at 09:11:31PM +0300, Iskren Chernev wrote: > Add support for some regulator types that are missing in this driver, all > belonging to the FTSMPS426 register layout. This is done in preparation > for adding support for the PM6125 PMIC. > + .set_mode = spmi_regulator_ftsmps3_set_mode, > + .get_mode = spmi_regulator_ftsmps426_get_mode, Why are set and get asymmetric? > @@ -1473,7 +1557,7 @@ static const struct spmi_regulator_mapping supported_regulators[] = { > SPMI_VREG(LDO, HT_P600, 0, INF, HFS430, hfs430, ht_p600, 10000), > SPMI_VREG(LDO, HT_P150, 0, INF, HFS430, hfs430, ht_p150, 10000), > SPMI_VREG(BUCK, GP_CTL, 0, INF, SMPS, smps, smps, 100000), > - SPMI_VREG(BUCK, HFS430, 0, INF, HFS430, hfs430, hfs430, 10000), > + SPMI_VREG(BUCK, HFS430, 0, 3, HFS430, hfs430, hfs430, 10000), The changelog said we were adding support for new types but this looks like changing an existing type.
On 7/27/22 14:57, Mark Brown wrote: > On Tue, Jul 26, 2022 at 09:11:31PM +0300, Iskren Chernev wrote: > >> Add support for some regulator types that are missing in this driver, all >> belonging to the FTSMPS426 register layout. This is done in preparation >> for adding support for the PM6125 PMIC. > >> + .set_mode = spmi_regulator_ftsmps3_set_mode, >> + .get_mode = spmi_regulator_ftsmps426_get_mode, > > Why are set and get asymmetric? Because the get method, only uses AUTO and HPM, which have the same value for ftsmps3 and ftsmps426 (so there is no need for a new function). >> @@ -1473,7 +1557,7 @@ static const struct spmi_regulator_mapping supported_regulators[] = { >> SPMI_VREG(LDO, HT_P600, 0, INF, HFS430, hfs430, ht_p600, 10000), >> SPMI_VREG(LDO, HT_P150, 0, INF, HFS430, hfs430, ht_p150, 10000), >> SPMI_VREG(BUCK, GP_CTL, 0, INF, SMPS, smps, smps, 100000), >> - SPMI_VREG(BUCK, HFS430, 0, INF, HFS430, hfs430, hfs430, 10000), >> + SPMI_VREG(BUCK, HFS430, 0, 3, HFS430, hfs430, hfs430, 10000), > > The changelog said we were adding support for new types but this looks > like changing an existing type. The code, as written now does a different thing for BUCK, HFS430 (on mainline (ML) and downstream (DS) linked in the commit message). Since DS only supports newer stuff, to be on safe side, I kept existing behavior for rev 0-3 on BUCK(3)+HFS430(10), so at least DS and ML agree on pm6125 completely. The commit [1] that adds support for BUCK+HFS430 might be wrong, or it might be right for the time being (i.e initial revisions had different behavior). I'm CC-ing Jorge. Question is is BUCK+HFS430 on common2 (ftsmps426) or common3 (ftsmps3) or a mix (depending on revision). [1] 0211f68e626f (regulator: qcom_spmi: add PMS405 SPMI regulator, 2019-06-17)
On Thu, Jul 28, 2022 at 02:14:10AM +0300, Iskren Chernev wrote: > On 7/27/22 14:57, Mark Brown wrote: > > On Tue, Jul 26, 2022 at 09:11:31PM +0300, Iskren Chernev wrote: > >> Add support for some regulator types that are missing in this driver, all > >> belonging to the FTSMPS426 register layout. This is done in preparation > >> for adding support for the PM6125 PMIC. > >> + .set_mode = spmi_regulator_ftsmps3_set_mode, > >> + .get_mode = spmi_regulator_ftsmps426_get_mode, > > Why are set and get asymmetric? > Because the get method, only uses AUTO and HPM, which have the same value > for ftsmps3 and ftsmps426 (so there is no need for a new function). This needs at least a comment. > >> @@ -1473,7 +1557,7 @@ static const struct spmi_regulator_mapping supported_regulators[] = { > >> SPMI_VREG(LDO, HT_P600, 0, INF, HFS430, hfs430, ht_p600, 10000), > >> SPMI_VREG(LDO, HT_P150, 0, INF, HFS430, hfs430, ht_p150, 10000), > >> SPMI_VREG(BUCK, GP_CTL, 0, INF, SMPS, smps, smps, 100000), > >> - SPMI_VREG(BUCK, HFS430, 0, INF, HFS430, hfs430, hfs430, 10000), > >> + SPMI_VREG(BUCK, HFS430, 0, 3, HFS430, hfs430, hfs430, 10000), > > The changelog said we were adding support for new types but this looks > > like changing an existing type. > The code, as written now does a different thing for BUCK, HFS430 (on > mainline (ML) and downstream (DS) linked in the commit message). Since DS > only supports newer stuff, to be on safe side, I kept existing behavior for > rev 0-3 on BUCK(3)+HFS430(10), so at least DS and ML agree on pm6125 > completely. This needs describing in the changelog, probably you need multiple paches here since you are making a number of different changes each of which needs some explanation. > The commit [1] that adds support for BUCK+HFS430 might be wrong, or it > might be right for the time being (i.e initial revisions had different > behavior). I'm CC-ing Jorge. If that's the case perhaps part of this needs to be sent as a fix.
On 7/28/22 14:11, Mark Brown wrote: > On Thu, Jul 28, 2022 at 02:14:10AM +0300, Iskren Chernev wrote: >> On 7/27/22 14:57, Mark Brown wrote: >>> On Tue, Jul 26, 2022 at 09:11:31PM +0300, Iskren Chernev wrote: > >>>> Add support for some regulator types that are missing in this driver, all >>>> belonging to the FTSMPS426 register layout. This is done in preparation >>>> for adding support for the PM6125 PMIC. > >>>> + .set_mode = spmi_regulator_ftsmps3_set_mode, >>>> + .get_mode = spmi_regulator_ftsmps426_get_mode, > >>> Why are set and get asymmetric? > >> Because the get method, only uses AUTO and HPM, which have the same value >> for ftsmps3 and ftsmps426 (so there is no need for a new function). > > This needs at least a comment. I agree, I think to add the function with the right macros, and comment that it is the same now but might change in the future if support for mode modes is added. >>>> @@ -1473,7 +1557,7 @@ static const struct spmi_regulator_mapping supported_regulators[] = { >>>> SPMI_VREG(LDO, HT_P600, 0, INF, HFS430, hfs430, ht_p600, 10000), >>>> SPMI_VREG(LDO, HT_P150, 0, INF, HFS430, hfs430, ht_p150, 10000), >>>> SPMI_VREG(BUCK, GP_CTL, 0, INF, SMPS, smps, smps, 100000), >>>> - SPMI_VREG(BUCK, HFS430, 0, INF, HFS430, hfs430, hfs430, 10000), >>>> + SPMI_VREG(BUCK, HFS430, 0, 3, HFS430, hfs430, hfs430, 10000), > >>> The changelog said we were adding support for new types but this looks >>> like changing an existing type. > >> The code, as written now does a different thing for BUCK, HFS430 (on >> mainline (ML) and downstream (DS) linked in the commit message). Since DS >> only supports newer stuff, to be on safe side, I kept existing behavior for >> rev 0-3 on BUCK(3)+HFS430(10), so at least DS and ML agree on pm6125 >> completely. > > This needs describing in the changelog, probably you need multiple > paches here since you are making a number of different changes each of > which needs some explanation. > >> The commit [1] that adds support for BUCK+HFS430 might be wrong, or it >> might be right for the time being (i.e initial revisions had different >> behavior). I'm CC-ing Jorge. > > If that's the case perhaps part of this needs to be sent as a fix. The Downstream patch is adding 3 logical types: - LDO_510 -- these have new subtypes, so no existing PMICs are affected - FTSMPS3 -- this has a new subtype (0xb), so no existing PMICs are affected - HFSMPS -- this has the same type and subtype (BUCK+HFS430) as an existing mainline logical type (HFS430), both declaring 0-INF revisions. So if we fully trust the downstream patch, I can make a fix for the existing BUCK+HFS430+0-INF, so it uses the slighly modified mode values. Currently the set mode fn differs in LPM mode (5 in the common2 case and 4 in the common3 case), so if indeed downstream is correct it would mean this regulator (when turned off) was set to an invalid mode (5 has undefined meaning in common3 map) from 2019 onward. On the other hand, if we assume downstream is wrong, then their code sets 4, which actually means RETENTION (not LPM). I really don't know how this could cause trouble. In fact downstream does a bunch of weird stuff, it doesn't "just" set to LPM (like mainline), instead there is complex logic per logical type and "initial mode". Or they're just masking this mistake ;-) TL;DR Jorge's mail is gone, so we can't get info from the original author. Another issue is I can't really test any other PMIC (and even my PMIC I can't turn off most of the regs without loosing critical functionality, and the BUCKs are kinda important :)). So we can: 1. politely ask for somebody with access to the secret sauce to say what is correct, at least according to the docs (with a timeout) 2. assume downstream patch is right, and fix the existing HFS430 regulator 3. maintain the current (patch) behavior, which likely won't affect older PMICs, but is still adhering to DS patch, because it adds support for this particular PMIC, so presumably it was tested and works with it 4. drop the pmic patch and rely on SMD Please advice. In any case if we go with 2 or 3, I can split out this particular (BUCK) part in a separate patch with more information/comments.
On Thu, Jul 28, 2022 at 11:59:03PM +0300, Iskren Chernev wrote: > > > On 7/28/22 14:11, Mark Brown wrote: > > On Thu, Jul 28, 2022 at 02:14:10AM +0300, Iskren Chernev wrote: > >> On 7/27/22 14:57, Mark Brown wrote: > >>> On Tue, Jul 26, 2022 at 09:11:31PM +0300, Iskren Chernev wrote: > > > >>>> Add support for some regulator types that are missing in this driver, all > >>>> belonging to the FTSMPS426 register layout. This is done in preparation > >>>> for adding support for the PM6125 PMIC. > > > >>>> + .set_mode = spmi_regulator_ftsmps3_set_mode, > >>>> + .get_mode = spmi_regulator_ftsmps426_get_mode, > > > >>> Why are set and get asymmetric? > > > >> Because the get method, only uses AUTO and HPM, which have the same value > >> for ftsmps3 and ftsmps426 (so there is no need for a new function). > > > > This needs at least a comment. > > I agree, I think to add the function with the right macros, and comment > that it is the same now but might change in the future if support for mode > modes is added. > > >>>> @@ -1473,7 +1557,7 @@ static const struct spmi_regulator_mapping supported_regulators[] = { > >>>> SPMI_VREG(LDO, HT_P600, 0, INF, HFS430, hfs430, ht_p600, 10000), > >>>> SPMI_VREG(LDO, HT_P150, 0, INF, HFS430, hfs430, ht_p150, 10000), > >>>> SPMI_VREG(BUCK, GP_CTL, 0, INF, SMPS, smps, smps, 100000), > >>>> - SPMI_VREG(BUCK, HFS430, 0, INF, HFS430, hfs430, hfs430, 10000), > >>>> + SPMI_VREG(BUCK, HFS430, 0, 3, HFS430, hfs430, hfs430, 10000), > > > >>> The changelog said we were adding support for new types but this looks > >>> like changing an existing type. > > > >> The code, as written now does a different thing for BUCK, HFS430 (on > >> mainline (ML) and downstream (DS) linked in the commit message). Since DS > >> only supports newer stuff, to be on safe side, I kept existing behavior for > >> rev 0-3 on BUCK(3)+HFS430(10), so at least DS and ML agree on pm6125 > >> completely. > > > > This needs describing in the changelog, probably you need multiple > > paches here since you are making a number of different changes each of > > which needs some explanation. > > > >> The commit [1] that adds support for BUCK+HFS430 might be wrong, or it > >> might be right for the time being (i.e initial revisions had different > >> behavior). I'm CC-ing Jorge. > > > > If that's the case perhaps part of this needs to be sent as a fix. > > The Downstream patch is adding 3 logical types: > - LDO_510 -- these have new subtypes, so no existing PMICs are affected > - FTSMPS3 -- this has a new subtype (0xb), so no existing PMICs are > affected > - HFSMPS -- this has the same type and subtype (BUCK+HFS430) as an existing > mainline logical type (HFS430), both declaring 0-INF revisions. > > So if we fully trust the downstream patch, I can make a fix for the > existing BUCK+HFS430+0-INF, so it uses the slighly modified mode values. > > Currently the set mode fn differs in LPM mode (5 in the common2 case and > 4 in the common3 case), so if indeed downstream is correct it would mean > this regulator (when turned off) was set to an invalid mode (5 has > undefined meaning in common3 map) from 2019 onward. > > On the other hand, if we assume downstream is wrong, then their code sets > 4, which actually means RETENTION (not LPM). I really don't know how this > could cause trouble. In fact downstream does a bunch of weird stuff, it > doesn't "just" set to LPM (like mainline), instead there is complex logic > per logical type and "initial mode". Or they're just masking this mistake > ;-) > > TL;DR Jorge's mail is gone, so we can't get info from the original author. Jorge moved to foundries.io, copying him in in case he remembers anything about this. > Another issue is I can't really test any other PMIC (and even my PMIC > I can't turn off most of the regs without loosing critical functionality, > and the BUCKs are kinda important :)). > > So we can: > 1. politely ask for somebody with access to the secret sauce to say what is > correct, at least according to the docs (with a timeout) > 2. assume downstream patch is right, and fix the existing HFS430 regulator > 3. maintain the current (patch) behavior, which likely won't affect older > PMICs, but is still adhering to DS patch, because it adds support for > this particular PMIC, so presumably it was tested and works with it > 4. drop the pmic patch and rely on SMD > > Please advice. > > In any case if we go with 2 or 3, I can split out this particular (BUCK) > part in a separate patch with more information/comments.
On 29/07/22 13:04:57, Mark Brown wrote: > On Thu, Jul 28, 2022 at 11:59:03PM +0300, Iskren Chernev wrote: > > > > > > On 7/28/22 14:11, Mark Brown wrote: > > > On Thu, Jul 28, 2022 at 02:14:10AM +0300, Iskren Chernev wrote: > > >> On 7/27/22 14:57, Mark Brown wrote: > > >>> On Tue, Jul 26, 2022 at 09:11:31PM +0300, Iskren Chernev wrote: > > > > > >>>> Add support for some regulator types that are missing in this driver, all > > >>>> belonging to the FTSMPS426 register layout. This is done in preparation > > >>>> for adding support for the PM6125 PMIC. > > > > > >>>> + .set_mode = spmi_regulator_ftsmps3_set_mode, > > >>>> + .get_mode = spmi_regulator_ftsmps426_get_mode, > > > > > >>> Why are set and get asymmetric? > > > > > >> Because the get method, only uses AUTO and HPM, which have the same value > > >> for ftsmps3 and ftsmps426 (so there is no need for a new function). > > > > > > This needs at least a comment. > > > > I agree, I think to add the function with the right macros, and comment > > that it is the same now but might change in the future if support for mode > > modes is added. > > > > >>>> @@ -1473,7 +1557,7 @@ static const struct spmi_regulator_mapping supported_regulators[] = { > > >>>> SPMI_VREG(LDO, HT_P600, 0, INF, HFS430, hfs430, ht_p600, 10000), > > >>>> SPMI_VREG(LDO, HT_P150, 0, INF, HFS430, hfs430, ht_p150, 10000), > > >>>> SPMI_VREG(BUCK, GP_CTL, 0, INF, SMPS, smps, smps, 100000), > > >>>> - SPMI_VREG(BUCK, HFS430, 0, INF, HFS430, hfs430, hfs430, 10000), > > >>>> + SPMI_VREG(BUCK, HFS430, 0, 3, HFS430, hfs430, hfs430, 10000), > > > > > >>> The changelog said we were adding support for new types but this looks > > >>> like changing an existing type. > > > > > >> The code, as written now does a different thing for BUCK, HFS430 (on > > >> mainline (ML) and downstream (DS) linked in the commit message). Since DS > > >> only supports newer stuff, to be on safe side, I kept existing behavior for > > >> rev 0-3 on BUCK(3)+HFS430(10), so at least DS and ML agree on pm6125 > > >> completely. > > > > > > This needs describing in the changelog, probably you need multiple > > > paches here since you are making a number of different changes each of > > > which needs some explanation. > > > > > >> The commit [1] that adds support for BUCK+HFS430 might be wrong, or it > > >> might be right for the time being (i.e initial revisions had different > > >> behavior). I'm CC-ing Jorge. > > > > > > If that's the case perhaps part of this needs to be sent as a fix. > > > > The Downstream patch is adding 3 logical types: > > - LDO_510 -- these have new subtypes, so no existing PMICs are affected > > - FTSMPS3 -- this has a new subtype (0xb), so no existing PMICs are > > affected > > - HFSMPS -- this has the same type and subtype (BUCK+HFS430) as an existing > > mainline logical type (HFS430), both declaring 0-INF revisions. > > > > So if we fully trust the downstream patch, I can make a fix for the > > existing BUCK+HFS430+0-INF, so it uses the slighly modified mode values. > > > > Currently the set mode fn differs in LPM mode (5 in the common2 case and > > 4 in the common3 case), so if indeed downstream is correct it would mean > > this regulator (when turned off) was set to an invalid mode (5 has > > undefined meaning in common3 map) from 2019 onward. > > > > On the other hand, if we assume downstream is wrong, then their code sets > > 4, which actually means RETENTION (not LPM). I really don't know how this > > could cause trouble. In fact downstream does a bunch of weird stuff, it > > doesn't "just" set to LPM (like mainline), instead there is complex logic > > per logical type and "initial mode". Or they're just masking this mistake > > ;-) > > > > TL;DR Jorge's mail is gone, so we can't get info from the original author. > > Jorge moved to foundries.io, copying him in in case he remembers > anything about this. I am sorry, I really dont remember the details. I believe this was part of the QCS404 upstreaming work so it would have been tested not just by us but also by the release team working on the final product. Sorry I cant be of much help, it has been a while. > > > Another issue is I can't really test any other PMIC (and even my PMIC > > I can't turn off most of the regs without loosing critical functionality, > > and the BUCKs are kinda important :)). > > > > So we can: > > 1. politely ask for somebody with access to the secret sauce to say what is > > correct, at least according to the docs (with a timeout) > > 2. assume downstream patch is right, and fix the existing HFS430 regulator > > 3. maintain the current (patch) behavior, which likely won't affect older > > PMICs, but is still adhering to DS patch, because it adds support for > > this particular PMIC, so presumably it was tested and works with it > > 4. drop the pmic patch and rely on SMD > > > > Please advice. > > > > In any case if we go with 2 or 3, I can split out this particular (BUCK) > > part in a separate patch with more information/comments.
diff --git a/drivers/regulator/qcom_spmi-regulator.c b/drivers/regulator/qcom_spmi-regulator.c index a2d0292a92fd..efb3f6fffb4f 100644 --- a/drivers/regulator/qcom_spmi-regulator.c +++ b/drivers/regulator/qcom_spmi-regulator.c @@ -99,6 +99,9 @@ enum spmi_regulator_logical_type { SPMI_REGULATOR_LOGICAL_TYPE_ULT_LDO, SPMI_REGULATOR_LOGICAL_TYPE_FTSMPS426, SPMI_REGULATOR_LOGICAL_TYPE_HFS430, + SPMI_REGULATOR_LOGICAL_TYPE_FTSMPS3, + SPMI_REGULATOR_LOGICAL_TYPE_LDO_510, + SPMI_REGULATOR_LOGICAL_TYPE_HFSMPS, }; enum spmi_regulator_type { @@ -166,6 +169,17 @@ enum spmi_regulator_subtype { SPMI_REGULATOR_SUBTYPE_HFS430 = 0x0a, SPMI_REGULATOR_SUBTYPE_HT_P150 = 0x35, SPMI_REGULATOR_SUBTYPE_HT_P600 = 0x3d, + SPMI_REGULATOR_SUBTYPE_HFSMPS_510 = 0x0a, + SPMI_REGULATOR_SUBTYPE_FTSMPS_510 = 0x0b, + SPMI_REGULATOR_SUBTYPE_LV_P150_510 = 0x71, + SPMI_REGULATOR_SUBTYPE_LV_P300_510 = 0x72, + SPMI_REGULATOR_SUBTYPE_LV_P600_510 = 0x73, + SPMI_REGULATOR_SUBTYPE_N300_510 = 0x6a, + SPMI_REGULATOR_SUBTYPE_N600_510 = 0x6b, + SPMI_REGULATOR_SUBTYPE_N1200_510 = 0x6c, + SPMI_REGULATOR_SUBTYPE_MV_P50_510 = 0x7a, + SPMI_REGULATOR_SUBTYPE_MV_P150_510 = 0x7b, + SPMI_REGULATOR_SUBTYPE_MV_P600_510 = 0x7d, }; enum spmi_common_regulator_registers { @@ -193,6 +207,14 @@ enum spmi_ftsmps426_regulator_registers { SPMI_FTSMPS426_REG_VOLTAGE_ULS_MSB = 0x69, }; +/* + * Third common register layout + */ +enum spmi_ftsmps3_regulator_registers { + SPMI_FTSMPS3_REG_STEP_CTRL = 0x3c, +}; + + enum spmi_vs_registers { SPMI_VS_REG_OCP = 0x4a, SPMI_VS_REG_SOFT_START = 0x4c, @@ -260,6 +282,15 @@ enum spmi_common_control_register_index { #define SPMI_FTSMPS426_MODE_MASK 0x07 +/* Third common regulator mode register values */ +#define SPMI_FTSMPS3_MODE_BYPASS_MASK 2 +#define SPMI_FTSMPS3_MODE_RETENTION_MASK 3 +#define SPMI_FTSMPS3_MODE_LPM_MASK 4 +#define SPMI_FTSMPS3_MODE_AUTO_MASK 6 +#define SPMI_FTSMPS3_MODE_HPM_MASK 7 + +#define SPMI_FTSMPS3_MODE_MASK 0x07 + /* Common regulator pull down control register layout */ #define SPMI_COMMON_PULL_DOWN_ENABLE_MASK 0x80 @@ -305,6 +336,9 @@ enum spmi_common_control_register_index { #define SPMI_FTSMPS_STEP_MARGIN_NUM 4 #define SPMI_FTSMPS_STEP_MARGIN_DEN 5 +/* slew_rate has units of uV/us. */ +#define SPMI_FTSMPS3_SLEW_RATE_38p4 38400 + #define SPMI_FTSMPS426_STEP_CTRL_DELAY_MASK 0x03 #define SPMI_FTSMPS426_STEP_CTRL_DELAY_SHIFT 0 @@ -554,6 +588,14 @@ static struct spmi_voltage_range ht_p600_ranges[] = { SPMI_VOLTAGE_RANGE(0, 1704000, 1704000, 1896000, 1896000, 8000), }; +static struct spmi_voltage_range nldo_510_ranges[] = { + SPMI_VOLTAGE_RANGE(0, 320000, 320000, 1304000, 1304000, 8000), +}; + +static struct spmi_voltage_range ftsmps510_ranges[] = { + SPMI_VOLTAGE_RANGE(0, 300000, 300000, 1372000, 1372000, 4000), +}; + static DEFINE_SPMI_SET_POINTS(pldo); static DEFINE_SPMI_SET_POINTS(nldo1); static DEFINE_SPMI_SET_POINTS(nldo2); @@ -576,6 +618,8 @@ static DEFINE_SPMI_SET_POINTS(ht_nldo); static DEFINE_SPMI_SET_POINTS(hfs430); static DEFINE_SPMI_SET_POINTS(ht_p150); static DEFINE_SPMI_SET_POINTS(ht_p600); +static DEFINE_SPMI_SET_POINTS(nldo_510); +static DEFINE_SPMI_SET_POINTS(ftsmps510); static inline int spmi_vreg_read(struct spmi_regulator *vreg, u16 addr, u8 *buf, int len) @@ -1108,6 +1152,33 @@ spmi_regulator_ftsmps426_set_mode(struct regulator_dev *rdev, unsigned int mode) return spmi_vreg_update_bits(vreg, SPMI_COMMON_REG_MODE, val, mask); } +static int +spmi_regulator_ftsmps3_set_mode(struct regulator_dev *rdev, unsigned int mode) +{ + struct spmi_regulator *vreg = rdev_get_drvdata(rdev); + u8 mask = SPMI_FTSMPS3_MODE_MASK; + u8 val; + + switch (mode) { + case REGULATOR_MODE_NORMAL: + val = SPMI_FTSMPS3_MODE_HPM_MASK; + break; + case REGULATOR_MODE_FAST: + val = SPMI_FTSMPS3_MODE_AUTO_MASK; + break; + case REGULATOR_MODE_IDLE: + val = vreg->logical_type == + SPMI_REGULATOR_LOGICAL_TYPE_FTSMPS3 ? + SPMI_FTSMPS3_MODE_RETENTION_MASK : + SPMI_FTSMPS3_MODE_LPM_MASK; + break; + default: + return -EINVAL; + } + + return spmi_vreg_update_bits(vreg, SPMI_COMMON_REG_MODE, val, mask); +} + static int spmi_regulator_common_set_load(struct regulator_dev *rdev, int load_uA) { @@ -1465,6 +1536,19 @@ static const struct regulator_ops spmi_hfs430_ops = { .get_mode = spmi_regulator_ftsmps426_get_mode, }; +static const struct regulator_ops spmi_ftsmps3_ops = { + .enable = regulator_enable_regmap, + .disable = regulator_disable_regmap, + .is_enabled = regulator_is_enabled_regmap, + .set_voltage_sel = spmi_regulator_ftsmps426_set_voltage, + .set_voltage_time_sel = spmi_regulator_set_voltage_time_sel, + .get_voltage_sel = spmi_regulator_ftsmps426_get_voltage, + .map_voltage = spmi_regulator_single_map_voltage, + .list_voltage = spmi_regulator_common_list_voltage, + .set_mode = spmi_regulator_ftsmps3_set_mode, + .get_mode = spmi_regulator_ftsmps426_get_mode, +}; + /* Maximum possible digital major revision value */ #define INF 0xFF @@ -1473,7 +1557,7 @@ static const struct spmi_regulator_mapping supported_regulators[] = { SPMI_VREG(LDO, HT_P600, 0, INF, HFS430, hfs430, ht_p600, 10000), SPMI_VREG(LDO, HT_P150, 0, INF, HFS430, hfs430, ht_p150, 10000), SPMI_VREG(BUCK, GP_CTL, 0, INF, SMPS, smps, smps, 100000), - SPMI_VREG(BUCK, HFS430, 0, INF, HFS430, hfs430, hfs430, 10000), + SPMI_VREG(BUCK, HFS430, 0, 3, HFS430, hfs430, hfs430, 10000), SPMI_VREG(LDO, N300, 0, INF, LDO, ldo, nldo1, 10000), SPMI_VREG(LDO, N600, 0, 0, LDO, ldo, nldo2, 10000), SPMI_VREG(LDO, N1200, 0, 0, LDO, ldo, nldo2, 10000), @@ -1549,6 +1633,17 @@ static const struct spmi_regulator_mapping supported_regulators[] = { SPMI_VREG(ULT_LDO, P300, 0, INF, ULT_LDO, ult_ldo, ult_pldo, 10000), SPMI_VREG(ULT_LDO, P150, 0, INF, ULT_LDO, ult_ldo, ult_pldo, 10000), SPMI_VREG(ULT_LDO, P50, 0, INF, ULT_LDO, ult_ldo, ult_pldo, 5000), + SPMI_VREG(LDO, LV_P150_510, 0, INF, LDO_510, ftsmps3, ht_lvpldo, 10000), + SPMI_VREG(LDO, LV_P300_510, 0, INF, LDO_510, ftsmps3, ht_lvpldo, 10000), + SPMI_VREG(LDO, LV_P600_510, 0, INF, LDO_510, ftsmps3, ht_lvpldo, 10000), + SPMI_VREG(LDO, MV_P50_510, 0, INF, LDO_510, ftsmps3, pldo660, 10000), + SPMI_VREG(LDO, MV_P150_510, 0, INF, LDO_510, ftsmps3, pldo660, 10000), + SPMI_VREG(LDO, MV_P600_510, 0, INF, LDO_510, ftsmps3, pldo660, 10000), + SPMI_VREG(LDO, N300_510, 0, INF, LDO_510, ftsmps3, nldo_510, 10000), + SPMI_VREG(LDO, N600_510, 0, INF, LDO_510, ftsmps3, nldo_510, 10000), + SPMI_VREG(LDO, N1200_510, 0, INF, LDO_510, ftsmps3, nldo_510, 10000), + SPMI_VREG(BUCK, HFSMPS_510, 4, INF, HFSMPS, ftsmps3, hfs430, 100000), + SPMI_VREG(FTS, FTSMPS_510, 0, INF, FTSMPS3, ftsmps3, ftsmps510, 100000), }; static void spmi_calculate_num_voltages(struct spmi_voltage_set_points *points) @@ -1696,6 +1791,27 @@ static int spmi_regulator_init_slew_rate_ftsmps426(struct spmi_regulator *vreg, return ret; } +static int spmi_regulator_init_slew_rate_ftsmps3(struct spmi_regulator *vreg) +{ + int ret; + u8 reg = 0; + int delay; + + ret = spmi_vreg_read(vreg, SPMI_FTSMPS3_REG_STEP_CTRL, ®, 1); + if (ret) { + dev_err(vreg->dev, "spmi read failed, ret=%d\n", ret); + return ret; + } + + delay = reg & SPMI_FTSMPS426_STEP_CTRL_DELAY_MASK; + delay >>= SPMI_FTSMPS426_STEP_CTRL_DELAY_SHIFT; + + + vreg->slew_rate = SPMI_FTSMPS3_SLEW_RATE_38p4 >> delay; + + return ret; +} + static int spmi_regulator_init_registers(struct spmi_regulator *vreg, const struct spmi_regulator_init_data *data) { @@ -1846,6 +1962,11 @@ static int spmi_regulator_of_parse(struct device_node *node, if (ret) return ret; break; + case SPMI_REGULATOR_LOGICAL_TYPE_FTSMPS3: + ret = spmi_regulator_init_slew_rate_ftsmps3(vreg); + if (ret) + return ret; + break; default: break; }