mbox series

[0/7] drm/i915/mtl: Add Support for C10 chips

Message ID 20230327123433.896216-1-mika.kahola@intel.com (mailing list archive)
Headers show
Series drm/i915/mtl: Add Support for C10 chips | expand

Message

Mika Kahola March 27, 2023, 12:34 p.m. UTC
Phy programming support for C10 PICA chips. This is the first part of
the series that adds support for PICA chips. Later the support for
C20 chips are added.

Signed-off-by: Mika Kahola <mika.kahola@intel.com>

Clint Taylor (1):
  drm/i915/mtl: Initial DDI port setup

Mika Kahola (3):
  drm/i915/mtl: Add DP rates
  drm/i915/mtl: Create separate reg file for PICA registers
  drm/i915/mtl: Add support for PM DEMAND

Radhakrishna Sripada (3):
  drm/i915/mtl: Add Support for C10 PHY message bus and pll programming
  drm/i915/mtl: Add C10 phy programming for HDMI
  drm/i915/mtl: Add vswing programming for C10 phys

 drivers/gpu/drm/i915/Makefile                 |    1 +
 drivers/gpu/drm/i915/display/intel_bw.c       |    4 +-
 drivers/gpu/drm/i915/display/intel_bw.h       |    2 +
 drivers/gpu/drm/i915/display/intel_cx0_phy.c  | 1798 +++++++++++++++++
 drivers/gpu/drm/i915/display/intel_cx0_phy.h  |   46 +
 .../gpu/drm/i915/display/intel_cx0_phy_regs.h |  178 ++
 drivers/gpu/drm/i915/display/intel_ddi.c      |   26 +-
 .../drm/i915/display/intel_ddi_buf_trans.c    |   31 +-
 .../drm/i915/display/intel_ddi_buf_trans.h    |    6 +
 drivers/gpu/drm/i915/display/intel_display.c  |   20 +-
 .../drm/i915/display/intel_display_power.c    |   11 +-
 .../i915/display/intel_display_power_map.c    |    1 +
 .../i915/display/intel_display_power_well.c   |    2 +-
 .../drm/i915/display/intel_display_types.h    |    6 +
 drivers/gpu/drm/i915/display/intel_dp.c       |   15 +-
 drivers/gpu/drm/i915/display/intel_dpll.c     |   20 +-
 drivers/gpu/drm/i915/display/intel_dpll_mgr.c |    2 +-
 drivers/gpu/drm/i915/display/intel_hdmi.c     |    5 +-
 .../drm/i915/display/intel_modeset_verify.c   |    2 +
 drivers/gpu/drm/i915/i915_drv.h               |    6 +
 drivers/gpu/drm/i915/i915_irq.c               |   22 +-
 drivers/gpu/drm/i915/i915_reg.h               |   38 +-
 drivers/gpu/drm/i915/i915_reg_defs.h          |   57 +
 drivers/gpu/drm/i915/intel_pm.c               |  286 +++
 drivers/gpu/drm/i915/intel_pm.h               |   35 +
 25 files changed, 2605 insertions(+), 15 deletions(-)
 create mode 100644 drivers/gpu/drm/i915/display/intel_cx0_phy.c
 create mode 100644 drivers/gpu/drm/i915/display/intel_cx0_phy.h
 create mode 100644 drivers/gpu/drm/i915/display/intel_cx0_phy_regs.h

Comments

Andi Shyti April 5, 2023, 8:52 a.m. UTC | #1
Hi Mika,

On Mon, Mar 27, 2023 at 03:34:26PM +0300, Mika Kahola wrote:
> Phy programming support for C10 PICA chips. This is the first part of
> the series that adds support for PICA chips. Later the support for
> C20 chips are added.
> 
> Signed-off-by: Mika Kahola <mika.kahola@intel.com>
> 
> Clint Taylor (1):
>   drm/i915/mtl: Initial DDI port setup
> 
> Mika Kahola (3):
>   drm/i915/mtl: Add DP rates
>   drm/i915/mtl: Create separate reg file for PICA registers
>   drm/i915/mtl: Add support for PM DEMAND
> 
> Radhakrishna Sripada (3):
>   drm/i915/mtl: Add Support for C10 PHY message bus and pll programming
>   drm/i915/mtl: Add C10 phy programming for HDMI
>   drm/i915/mtl: Add vswing programming for C10 phys

please add your SoB at the end of every patch. The last tag needs
to be the SoB of the person who is sending the patch.

Thanks,
Andi