[5.10.y-cip,00/53] Add initial support for the Renesas RZ/G3S SoC

Message ID	20240419081742.3496709-1-claudiu.beznea.uj@bp.renesas.com (mailing list archive)
Headers	show Return-Path: <claudiu.beznea@tuxon.dev> ip: 209.85.218.48, mailfrom: claudiu.beznea@tuxon.dev) From: Claudiu <claudiu.beznea@tuxon.dev> To: nobuhiro1.iwamatsu@toshiba.co.jp, pavel@denx.de Cc: cip-dev@lists.cip-project.org, biju.das.jz@bp.renesas.com, prabhakar.mahadev-lad.rj@bp.renesas.com, claudiu.beznea@tuxon.dev Subject: [PATCH 5.10.y-cip 00/53] Add initial support for the Renesas RZ/G3S SoC Date: Fri, 19 Apr 2024 11:16:49 +0300 Message-Id: <20240419081742.3496709-1-claudiu.beznea.uj@bp.renesas.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit
Series	Add initial support for the Renesas RZ/G3S SoC \| expand [5.10.y-cip,00/53] Add initial support for the Renesas RZ/G3S SoC [5.10.y-cip,01/53] clk: renesas: rzg2l: Wait for status bit of SD mux before continuing [5.10.y-cip,02/53] clk: renesas: rzg2l: Lock around writes to mux register [5.10.y-cip,03/53] clk: renesas: rzg2l: Trust value returned by hardware [5.10.y-cip,04/53] clk: renesas: rzg2l: Use FIELD_GET() for PLL register fields [5.10.y-cip,05/53] clk: renesas: rzg2l: Fix computation formula [5.10.y-cip,06/53] clk: renesas: rzg2l-cpg: Reuse code in rzg2l_cpg_reset() [5.10.y-cip,07/53] clk: renesas: rzg2l: Check reset monitor registers [5.10.y-cip,08/53] dt-bindings: soc: renesas: Document Renesas RZ/G3S SoC variants [5.10.y-cip,09/53] dt-bindings: soc: renesas: renesas,rzg2l-sysc: Document RZ/G3S SoC [5.10.y-cip,10/53] clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM [5.10.y-cip,11/53] clk: renesas: rzg2l: Convert to readl_poll_timeout_atomic() [5.10.y-cip,12/53] clk: renesas: rzg2l: Use u32 for flag and mux_flags [5.10.y-cip,13/53] clk: renesas: rzg2l: Simplify .determine_rate() [5.10.y-cip,14/53] clk: renesas: rzg2l: Use core->name for clock name [5.10.y-cip,15/53] clk: renesas: rzg2l: Simplify the logic in rzg2l_mod_clock_endisable() [5.10.y-cip,16/53] clk: renesas: rzg2l: Remove critical area [5.10.y-cip,17/53] clk: renesas: rzg2l: Add support for RZ/G3S PLL [5.10.y-cip,18/53] clk: renesas: rzg2l: Add struct clk_hw_data [5.10.y-cip,19/53] clk: renesas: rzg2l: Remove CPG_SDHI_DSEL from generic header [5.10.y-cip,20/53] clk: renesas: rzg2l: Refactor SD mux driver [5.10.y-cip,21/53] clk: divider: Add re-usable determine_rate implementations [5.10.y-cip,22/53] clk: renesas: rzg2l: Add divider clock for RZ/G3S [5.10.y-cip,23/53] dt-bindings: clock: renesas,rzg2l-cpg: Document RZ/G3S SoC [5.10.y-cip,24/53] clk: renesas: Add minimal boot support for RZ/G3S SoC [5.10.y-cip,25/53] clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and SDHI2 [5.10.y-cip,26/53] clk: renesas: r9a07g04[34]: Use SEL_SDHI1_STS status configuration for SD1 mux [5.10.y-cip,27/53] soc: renesas: Use "#ifdef" for single-symbol definition checks [5.10.y-cip,28/53] soc: renesas: Identify RZ/G3S SoC [5.10.y-cip,29/53] pinctrl: renesas: rzg2l: Make struct rzg2l_pinctrl_data::dedicated_pins constant [5.10.y-cip,30/53] pinctrl: renesas: rzg2l: Make reverse order of enable() for disable() [5.10.y-cip,31/53] pinctrl: renesas: rzg2l: Rename rzg2l_gpio_configs[] [5.10.y-cip,32/53] pinctrl: renesas: rzg2l: Add validation of GPIO pin in rzg2l_gpio_request() [5.10.y-cip,33/53] pinctrl: renesas: rzg2l: Index all registers based on port offset [5.10.y-cip,34/53] pinctrl: renesas: rzg2l: Adapt for different SD/PWPR register offsets [5.10.y-cip,35/53] pinctrl: renesas: rzg2l: Adapt function number for RZ/G3S [5.10.y-cip,36/53] pinctrl: renesas: rzg2l: Move DS and OI to SoC-specific configuration [5.10.y-cip,37/53] pinctrl: renesas: rzg2l: Add support for different DS values on different groups [5.10.y-cip,38/53] dt-bindings: pinctrl: renesas: Document RZ/G3S SoC [5.10.y-cip,39/53] pinctrl: renesas: rzg2l: Add RZ/G3S support [5.10.y-cip,40/53] dt-bindings: mmc: renesas,sdhi: Document RZ/G3S support [5.10.y-cip,41/53] dt-bindings: serial: renesas,scif: document r9a08g045 support [5.10.y-cip,42/53] dt-bindings: soc: renesas: Document RZ/G3S SMARC SoM [5.10.y-cip,43/53] dt-bindings: soc: renesas: Document SMARC Carrier-II EVK [5.10.y-cip,44/53] arm64: dts: renesas: Add initial DTSI for RZ/G3S SoC [5.10.y-cip,45/53] arm64: dts: renesas: Add initial support for RZ/G3S SMARC SoM [5.10.y-cip,46/53] arm64: dts: renesas: Add initial device tree for RZ SMARC Carrier-II Board [5.10.y-cip,47/53] arm64: dts: renesas: Add initial device tree for RZ/G3S SMARC EVK board [5.10.y-cip,48/53] arm64: dts: renesas: r9a08g045: Add nodes for SDHI1 and SDHI2 [5.10.y-cip,49/53] arm64: dts: renesas: r9a08g045: Add missing cache-level for L3 cache [5.10.y-cip,50/53] arm64: dts: renesas: rzg3s-smarc-som: Spelling s/device-type/device_type/ [5.10.y-cip,51/53] arm64: dts: renesas: rzg3s-smarc-som: Enable SDHI2 [5.10.y-cip,52/53] arm64: dts: renesas: rzg3s-smarc: Enable SDHI1 [5.10.y-cip,53/53] arm64: defconfig: Enable RZ/G3S (R9A08G045) SoC

Message ID

20240419081742.3496709-1-claudiu.beznea.uj@bp.renesas.com (mailing list archive)

Headers

From: Claudiu <claudiu.beznea@tuxon.dev>
To: nobuhiro1.iwamatsu@toshiba.co.jp,
	pavel@denx.de
Cc: cip-dev@lists.cip-project.org,
	biju.das.jz@bp.renesas.com,
	prabhakar.mahadev-lad.rj@bp.renesas.com,
	claudiu.beznea@tuxon.dev
Subject: [PATCH 5.10.y-cip 00/53] Add initial support for the Renesas RZ/G3S
 SoC
Date: Fri, 19 Apr 2024 11:16:49 +0300
Message-Id: <20240419081742.3496709-1-claudiu.beznea.uj@bp.renesas.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Series

Add initial support for the Renesas RZ/G3S SoC | expand

Message

Claudiu Beznea April 19, 2024, 8:16 a.m. UTC

From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>

Hi,

This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
SoC. The RZ/G3S device is a general-purpose microprocessor with a
single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
perfect for an IOT gateway controller.

This patch series includes:
- SoC identification;
- clocks (core clocks, pin controller clock, serial interface, SDHI
  clocks) and corresponding resets;
- pinctrl support necessary for SDHIs and serial console
- minimal device tree for SoM and carrier boards.

With this series Linux can boot from eMMC or SD card. The eMMC and uSD
interface are multiplexed on the SoM; selection is made using a hardware
switch.

Thank you,
Claudiu Beznea

Biju Das (1):
  pinctrl: renesas: rzg2l: Make reverse order of enable() for disable()

Christophe JAILLET (1):
  clk: renesas: rzg2l: Simplify .determine_rate()

Claudiu Beznea (45):
  clk: renesas: rzg2l: Wait for status bit of SD mux before continuing
  clk: renesas: rzg2l: Lock around writes to mux register
  clk: renesas: rzg2l: Trust value returned by hardware
  clk: renesas: rzg2l: Use FIELD_GET() for PLL register fields
  clk: renesas: rzg2l: Fix computation formula
  clk: renesas: rzg2l-cpg: Reuse code in rzg2l_cpg_reset()
  clk: renesas: rzg2l: Check reset monitor registers
  dt-bindings: soc: renesas: Document Renesas RZ/G3S SoC variants
  dt-bindings: soc: renesas: renesas,rzg2l-sysc: Document RZ/G3S SoC
  clk: renesas: rzg2l: Use u32 for flag and mux_flags
  clk: renesas: rzg2l: Use core->name for clock name
  clk: renesas: rzg2l: Simplify the logic in rzg2l_mod_clock_endisable()
  clk: renesas: rzg2l: Remove critical area
  clk: renesas: rzg2l: Add support for RZ/G3S PLL
  clk: renesas: rzg2l: Add struct clk_hw_data
  clk: renesas: rzg2l: Remove CPG_SDHI_DSEL from generic header
  clk: renesas: rzg2l: Refactor SD mux driver
  clk: renesas: rzg2l: Add divider clock for RZ/G3S
  dt-bindings: clock: renesas,rzg2l-cpg: Document RZ/G3S SoC
  clk: renesas: Add minimal boot support for RZ/G3S SoC
  clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and
    SDHI2
  clk: renesas: r9a07g04[34]: Use SEL_SDHI1_STS status configuration for
    SD1 mux
  soc: renesas: Identify RZ/G3S SoC
  pinctrl: renesas: rzg2l: Make struct
    rzg2l_pinctrl_data::dedicated_pins constant
  pinctrl: renesas: rzg2l: Index all registers based on port offset
  pinctrl: renesas: rzg2l: Adapt for different SD/PWPR register offsets
  pinctrl: renesas: rzg2l: Adapt function number for RZ/G3S
  pinctrl: renesas: rzg2l: Move DS and OI to SoC-specific configuration
  pinctrl: renesas: rzg2l: Add support for different DS values on
    different groups
  dt-bindings: pinctrl: renesas: Document RZ/G3S SoC
  pinctrl: renesas: rzg2l: Add RZ/G3S support
  dt-bindings: mmc: renesas,sdhi: Document RZ/G3S support
  dt-bindings: serial: renesas,scif: document r9a08g045 support
  dt-bindings: soc: renesas: Document RZ/G3S SMARC SoM
  dt-bindings: soc: renesas: Document SMARC Carrier-II EVK
  arm64: dts: renesas: Add initial DTSI for RZ/G3S SoC
  arm64: dts: renesas: Add initial support for RZ/G3S SMARC SoM
  arm64: dts: renesas: Add initial device tree for RZ SMARC Carrier-II
    Board
  arm64: dts: renesas: Add initial device tree for RZ/G3S SMARC EVK
    board
  arm64: dts: renesas: r9a08g045: Add nodes for SDHI1 and SDHI2
  arm64: dts: renesas: r9a08g045: Add missing cache-level for L3 cache
  arm64: dts: renesas: rzg3s-smarc-som: Spelling
    s/device-type/device_type/
  arm64: dts: renesas: rzg3s-smarc-som: Enable SDHI2
  arm64: dts: renesas: rzg3s-smarc: Enable SDHI1
  arm64: defconfig: Enable RZ/G3S (R9A08G045) SoC

Geert Uytterhoeven (3):
  clk: renesas: rzg2l: Convert to readl_poll_timeout_atomic()
  soc: renesas: Use "#ifdef" for single-symbol definition checks
  pinctrl: renesas: rzg2l: Rename rzg2l_gpio_configs[]

Lad Prabhakar (2):
  clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM
  pinctrl: renesas: rzg2l: Add validation of GPIO pin in
    rzg2l_gpio_request()

Martin Blumenstingl (1):
  clk: divider: Add re-usable determine_rate implementations

 .../devicetree/bindings/arm/renesas.yaml      |  19 +
 .../bindings/clock/renesas,rzg2l-cpg.yaml     |   1 +
 .../devicetree/bindings/mmc/renesas,sdhi.yaml |   2 +
 .../pinctrl/renesas,rzg2l-pinctrl.yaml        |  20 +
 .../bindings/serial/renesas,scif.yaml         |   1 +
 .../soc/renesas/renesas,rzg2l-sysc.yaml       |   1 +
 arch/arm64/boot/dts/renesas/Makefile          |   2 +
 arch/arm64/boot/dts/renesas/r9a08g045.dtsi    | 170 +++++
 .../boot/dts/renesas/r9a08g045s33-smarc.dts   |  18 +
 arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi |  14 +
 .../boot/dts/renesas/rzg3s-smarc-som.dtsi     | 191 +++++
 arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi  |  93 +++
 arch/arm64/configs/defconfig                  |   1 +
 drivers/clk/clk-divider.c                     |  38 +
 drivers/clk/renesas/Kconfig                   |   7 +-
 drivers/clk/renesas/Makefile                  |   1 +
 drivers/clk/renesas/r9a07g043-cpg.c           |  19 +-
 drivers/clk/renesas/r9a07g044-cpg.c           |  19 +-
 drivers/clk/renesas/r9a08g045-cpg.c           | 248 ++++++
 drivers/clk/renesas/rzg2l-cpg.c               | 619 +++++++++++----
 drivers/clk/renesas/rzg2l-cpg.h               |  43 +-
 drivers/pinctrl/renesas/pinctrl-rzg2l.c       | 715 ++++++++++++++----
 drivers/soc/renesas/Kconfig                   |   6 +
 drivers/soc/renesas/renesas-soc.c             |  21 +-
 include/dt-bindings/clock/r9a08g045-cpg.h     | 242 ++++++
 include/linux/clk-provider.h                  |   6 +
 26 files changed, 2198 insertions(+), 319 deletions(-)
 create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045s33-smarc.dts
 create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi
 create mode 100644 drivers/clk/renesas/r9a08g045-cpg.c
 create mode 100644 include/dt-bindings/clock/r9a08g045-cpg.h

Comments

Pavel Machek April 19, 2024, 10:07 a.m. UTC | #1

Hi!

> This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
> SoC. The RZ/G3S device is a general-purpose microprocessor with a
> single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
> perfect for an IOT gateway controller.

Ok, let me review this.

But parts of these are not in 6.1. I'd like to merge this no earlier
than 5.10 changes.

Best regards,
								Pavel

Claudiu Beznea April 19, 2024, 11:28 a.m. UTC | #2

Hi, Pavel,

On 19.04.2024 13:07, Pavel Machek wrote:
> Hi!
> 
>> This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
>> SoC. The RZ/G3S device is a general-purpose microprocessor with a
>> single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
>> perfect for an IOT gateway controller.
> 
> Ok, let me review this.
> 
> But parts of these are not in 6.1. I'd like to merge this no earlier
> than 5.10 changes.

I'll be posting the v6.1 version of this later this day.

Thank you,
Claudiu Beznea

> 
> Best regards,
> 								Pavel

Pavel Machek April 21, 2024, 2:14 p.m. UTC | #3

Hi!

> This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
> SoC. The RZ/G3S device is a general-purpose microprocessor with a
> single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
> perfect for an IOT gateway controller.
> 
> This patch series includes:
> - SoC identification;
> - clocks (core clocks, pin controller clock, serial interface, SDHI
>   clocks) and corresponding resets;
> - pinctrl support necessary for SDHIs and serial console
> - minimal device tree for SoM and carrier boards.
> 
> With this series Linux can boot from eMMC or SD card. The eMMC and uSD
> interface are multiplexed on the SoM; selection is made using a hardware
> switch.

This looks okay to me and it passed testing. (I have some minor
comments that should not prevent merge.) I can merge it if there are
no other comments.

Best regards,
                                                                Pavel

Pavel Machek April 22, 2024, 8:38 p.m. UTC | #4

Hi!

> This patch series adds initial support for The Renesas RZ/G3S (R9A08G045{S33})
> SoC. The RZ/G3S device is a general-purpose microprocessor with a
> single-core Arm® Cortex®-A55 (1.1GHz) and a dual-core Arm® Cortex®-M33 (250MHz),
> perfect for an IOT gateway controller.
> 
> This patch series includes:
> - SoC identification;
> - clocks (core clocks, pin controller clock, serial interface, SDHI
>   clocks) and corresponding resets;
> - pinctrl support necessary for SDHIs and serial console
> - minimal device tree for SoM and carrier boards.
> 
> With this series Linux can boot from eMMC or SD card. The eMMC and uSD
> interface are multiplexed on the SoM; selection is made using a hardware
> switch.

Thanks for the patches, applied.

Best regards,
                                                                Pavel