Message ID | 20240417133731.2055383-1-quic_c_gdjako@quicinc.com (mailing list archive) |
---|---|
Headers | show |
Series | Add support for Translation Buffer Units | expand |
On Wed, 17 Apr 2024 06:37:24 -0700, Georgi Djakov wrote: > The TCUs (Translation Control Units) and TBUs (Translation Buffer > Units) are key components of the MMU-500. Multiple TBUs are connected > to a single TCU over an interconnect. Each TBU contains a TLB that > caches page tables. The MMU-500 implements a TBU for each connected > master, and the TBU is designed, so that it is local to the master. > A common TBU DT schema is added to describe the TBUs. > > [...] Applied driver and binding updates to will (for-joerg/arm-smmu/updates), thanks! [1/7] dt-bindings: iommu: Add Qualcomm TBU https://git.kernel.org/will/c/54a75d8f14c5 [2/7] iommu/arm-smmu-qcom-debug: Add support for TBUs https://git.kernel.org/will/c/414ecb030870 [3/7] iommu/arm-smmu: Allow using a threaded handler for context interrupts https://git.kernel.org/will/c/960be6e10d4f [4/7] iommu/arm-smmu-qcom: Use a custom context fault handler for sdm845 https://git.kernel.org/will/c/d374555ef993 [6/7] iommu/arm-smmu-qcom: Use the custom fault handler on more platforms https://git.kernel.org/will/c/b8ca7ce709f8 Cheers,
On Wed, 17 Apr 2024 06:37:24 -0700, Georgi Djakov wrote: > The TCUs (Translation Control Units) and TBUs (Translation Buffer > Units) are key components of the MMU-500. Multiple TBUs are connected > to a single TCU over an interconnect. Each TBU contains a TLB that > caches page tables. The MMU-500 implements a TBU for each connected > master, and the TBU is designed, so that it is local to the master. > A common TBU DT schema is added to describe the TBUs. > > [...] Applied, thanks! [5/7] arm64: dts: qcom: sdm845: Add DT nodes for the TBUs commit: 7bb38c20f2b64a65423e64e6765bd70a5eadee81 [7/7] arm64: dts: qcom: sc7280: Add DT nodes for the TBUs commit: d1f2b41e96f5d1c2241ef3740a5829d2f9979273 Best regards,