diff mbox

thermal/intel_powerclamp: add newer cpu ids

Message ID 1398756954-26442-1-git-send-email-jacob.jun.pan@linux.intel.com (mailing list archive)
State Accepted, archived
Delegated to: Zhang Rui
Headers show

Commit Message

Jacob Pan April 29, 2014, 7:35 a.m. UTC
Add support for Broadwell and Valleyview CPUs

Signed-off-by: Jacob Pan <jacob.jun.pan@linux.intel.com>
---
 drivers/thermal/intel_powerclamp.c | 2 ++
 1 file changed, 2 insertions(+)

Comments

Zhang Rui May 15, 2014, 9:02 a.m. UTC | #1
On ?, 2014-04-29 at 00:35 -0700, Jacob Pan wrote:
> Add support for Broadwell and Valleyview CPUs
> 
> Signed-off-by: Jacob Pan <jacob.jun.pan@linux.intel.com>

applied.

thanks,
rui
> ---
>  drivers/thermal/intel_powerclamp.c | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/drivers/thermal/intel_powerclamp.c b/drivers/thermal/intel_powerclamp.c
> index a084325..95cb7fc 100644
> --- a/drivers/thermal/intel_powerclamp.c
> +++ b/drivers/thermal/intel_powerclamp.c
> @@ -681,8 +681,10 @@ static const struct x86_cpu_id intel_powerclamp_ids[] = {
>  	{ X86_VENDOR_INTEL, 6, 0x2d},
>  	{ X86_VENDOR_INTEL, 6, 0x2e},
>  	{ X86_VENDOR_INTEL, 6, 0x2f},
> +	{ X86_VENDOR_INTEL, 6, 0x37},
>  	{ X86_VENDOR_INTEL, 6, 0x3a},
>  	{ X86_VENDOR_INTEL, 6, 0x3c},
> +	{ X86_VENDOR_INTEL, 6, 0x3d},
>  	{ X86_VENDOR_INTEL, 6, 0x3e},
>  	{ X86_VENDOR_INTEL, 6, 0x3f},
>  	{ X86_VENDOR_INTEL, 6, 0x45},


--
To unsubscribe from this list: send the line "unsubscribe linux-pm" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff mbox

Patch

diff --git a/drivers/thermal/intel_powerclamp.c b/drivers/thermal/intel_powerclamp.c
index a084325..95cb7fc 100644
--- a/drivers/thermal/intel_powerclamp.c
+++ b/drivers/thermal/intel_powerclamp.c
@@ -681,8 +681,10 @@  static const struct x86_cpu_id intel_powerclamp_ids[] = {
 	{ X86_VENDOR_INTEL, 6, 0x2d},
 	{ X86_VENDOR_INTEL, 6, 0x2e},
 	{ X86_VENDOR_INTEL, 6, 0x2f},
+	{ X86_VENDOR_INTEL, 6, 0x37},
 	{ X86_VENDOR_INTEL, 6, 0x3a},
 	{ X86_VENDOR_INTEL, 6, 0x3c},
+	{ X86_VENDOR_INTEL, 6, 0x3d},
 	{ X86_VENDOR_INTEL, 6, 0x3e},
 	{ X86_VENDOR_INTEL, 6, 0x3f},
 	{ X86_VENDOR_INTEL, 6, 0x45},