mbox series

[v2,0/5] msm/drm: A6xx DCVS series

Message ID 1535354240-24805-1-git-send-email-smasetty@codeaurora.org (mailing list archive)
Headers show
Series msm/drm: A6xx DCVS series | expand

Message

Sharat Masetty Aug. 27, 2018, 7:17 a.m. UTC
This patch series starts off with a few bug fixes in devfreq code, followed by
refactoring the devfreq code needed for supporting different chipsets, and
ends with adding devfreq support for A6xx.

Sharat Masetty (5):
  drm/msm: suspend devfreq on init
  drm/msm: unregister devfreq upon clean up
  drm/msm/A6xx: Add gmu_read64() register read op
  drm/msm: re-factor devfreq code
  drm/msm/A6xx: Add devfreq support for A6xx

 drivers/gpu/drm/msm/adreno/a5xx_gpu.c | 16 ++++++++---
 drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 39 +++++++++++++++++++++++---
 drivers/gpu/drm/msm/adreno/a6xx_gmu.h | 12 ++++++++
 drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 27 ++++++++++++++++++
 drivers/gpu/drm/msm/adreno/a6xx_gpu.h |  2 ++
 drivers/gpu/drm/msm/msm_gpu.c         | 53 +++++++++++++++++++++--------------
 drivers/gpu/drm/msm/msm_gpu.h         |  5 +++-
 7 files changed, 124 insertions(+), 30 deletions(-)

--
1.9.1