From patchwork Thu Jan 3 11:40:04 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: James Qian Wang X-Patchwork-Id: 10747209 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 6B44E1575 for ; Thu, 3 Jan 2019 11:40:10 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 52E0F283F9 for ; Thu, 3 Jan 2019 11:40:10 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 402392842E; Thu, 3 Jan 2019 11:40:10 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=2.0 tests=BAYES_00,MAILING_LIST_MULTI, RCVD_IN_DNSWL_MED autolearn=ham version=3.3.1 Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id C8338283F9 for ; Thu, 3 Jan 2019 11:40:09 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 0EFBD6E536; Thu, 3 Jan 2019 11:40:09 +0000 (UTC) X-Original-To: dri-devel@lists.freedesktop.org Delivered-To: dri-devel@lists.freedesktop.org Received: from EUR03-AM5-obe.outbound.protection.outlook.com (mail-eopbgr30053.outbound.protection.outlook.com [40.107.3.53]) by gabe.freedesktop.org (Postfix) with ESMTPS id 7E1BB6E536 for ; Thu, 3 Jan 2019 11:40:07 +0000 (UTC) Received: from AM3PR08MB0611.eurprd08.prod.outlook.com (10.163.188.149) by AM3PR08MB0658.eurprd08.prod.outlook.com (10.163.189.12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1495.6; Thu, 3 Jan 2019 11:40:05 +0000 Received: from AM3PR08MB0611.eurprd08.prod.outlook.com ([fe80::3c73:534c:9c6e:352d]) by AM3PR08MB0611.eurprd08.prod.outlook.com ([fe80::3c73:534c:9c6e:352d%2]) with mapi id 15.20.1495.005; Thu, 3 Jan 2019 11:40:05 +0000 From: "james qian wang (Arm Technology China)" To: Liviu Dudau , "daniel.vetter@ffwll.ch" , "rdunlap@infradead.org" , "robh+dt@kernel.org" Subject: [PATCH v4 2/9] dt/bindings: drm/komeda: Add DT bindings for ARM display processor D71 Thread-Topic: [PATCH v4 2/9] dt/bindings: drm/komeda: Add DT bindings for ARM display processor D71 Thread-Index: AQHUo1kR3aloiKD41Uys9n4X8zOt2A== Date: Thu, 3 Jan 2019 11:40:04 +0000 Message-ID: <20190103113841.15403-3-james.qian.wang@arm.com> References: <20190103113841.15403-1-james.qian.wang@arm.com> In-Reply-To: <20190103113841.15403-1-james.qian.wang@arm.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [113.29.88.7] x-clientproxiedby: SY2PR01CA0046.ausprd01.prod.outlook.com (2603:10c6:1:15::34) To AM3PR08MB0611.eurprd08.prod.outlook.com (2a01:111:e400:c408::21) x-ms-exchange-messagesentrepresentingtype: 1 x-ms-publictraffictype: Email x-microsoft-exchange-diagnostics: 1; AM3PR08MB0658; 6:1GDtTJAiGo7+z3it8N9D3ub3D/j/dKnC4xWP5AvTqC5P7qApWtk4Eksj22SRY2QK+LUh4rWYk3wS2nxUokZ/pHeJdRsAQX4SZDZz/gLtN4dFBLWn2UP+8odvrJ5LOMPXkTlKPkiNVVNbQlaYjajTpXZHakCtN14OZL4y9V09cgJ1alzyzymX5bNxqKeVZvC/95f0FhZ1ZY3QthQZsCmcGF1dMWBcnzGRfpCd2Peutj6SQGjTSfZhqBN7XdolJ0xRtZV33Ps02bwJbR+AgHmhgfiCyLwwcXJdkn1ESXAfMsEr3Jj5wcFkWinumBsieF9hpSrmqyItqOzDxNOKXRML19rLTPeJ+Std5fpqjME+fQxodPTWHlTKryXS89tfh6Y2R0R4+WnCxFSe/qsDiSPgyjgBG7KTHy7NyBySEoyXzZlzHTTl3mJ2dVxtw6XAfhSEADyCg8nqiTdvaOhSkc678w==; 5:YkCAiNT6bjYaBSCuNjqr1FzHFI6wPXfYs+ieyBcKZ8hc4eZOEa29MuZ24HEhAYJr4NanrPvgI1j9O5SPLcy3Ci4iK65fiEj5pXErDCOrx6C/HaXzX9NyxEk+UrIl4uKqh6oanwD6bHp2kk6YYNPqDZeW6ihMhKaZNfK1gy/Wir9ln+GhhLBgmcwu4iwNeHZ0iStW212sbJ85nYb/YlQwpw==; 7:Ds/P0nqykewOD6KOMFbw4+j4PV2+pY+jqOHtgwrGuOXtiQIv8s94TfVX2BoMJuLAoAqjwEOR3WZBmQEvsVF7zoYQfCx3tWpHh0vEgZEDgKsN0PkFEti4TLMgGhZDMGBld1lbOVoOK18TamLduMM0fg== x-ms-office365-filtering-correlation-id: 295b4777-ff29-4fbc-d8aa-08d671703431 x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600109)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:AM3PR08MB0658; x-ms-traffictypediagnostic: AM3PR08MB0658: nodisclaimer: True x-microsoft-antispam-prvs: x-exchange-antispam-report-cfa-test: BCL:0; PCL:0; RULEID:(8211001083)(3230021)(908002)(999002)(5005026)(6040522)(8220060)(2401047)(8121501046)(3231475)(944501520)(52105112)(93006095)(93001095)(3002001)(10201501046)(6055026)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123564045)(20161123562045)(20161123560045)(201708071742011)(7699051)(76991095); SRVR:AM3PR08MB0658; BCL:0; PCL:0; RULEID:; SRVR:AM3PR08MB0658; x-forefront-prvs: 0906E83A25 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(136003)(396003)(39860400002)(346002)(366004)(376002)(199004)(189003)(71190400001)(8936002)(316002)(8676002)(71200400001)(6486002)(256004)(81166006)(186003)(6436002)(76176011)(81156014)(86362001)(99286004)(52116002)(478600001)(26005)(2501003)(2201001)(14454004)(55236004)(106356001)(105586002)(386003)(102836004)(6506007)(6116002)(3846002)(103116003)(5660300001)(7416002)(2906002)(36756003)(486006)(66066001)(25786009)(97736004)(4326008)(54906003)(446003)(305945005)(7736002)(1076003)(110136005)(68736007)(476003)(2616005)(11346002)(53936002)(6512007); DIR:OUT; SFP:1101; SCL:1; SRVR:AM3PR08MB0658; H:AM3PR08MB0611.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: RiqskkCV/P+In5R4lgzlnFvOz30LbLfyLkxGjzOWQYKSPVHevShbu3yi+K6RXl1ImSFb1ivKJqOJ+gP7K2FKjkpLYSF+5Z8CRXbnAptyCLa3QofnpOqu65bg+sD/HOk3dTrkhmO7WjPwYabv66nrai1v7zDbeJ4ASMeKU7mie/4pER6+g9w4xotqTm9igH/Hhf8MsdxCMVVYg+FwW0reyP+w37G3KV93tnM2MiYEdXcIqIopdx4RoLVvVPjb3xXKZjMyj2zdJ/eH4yfYUVv5KMI0byPRxBLw6UWG8N4Txqh1Hc7ZqIMsdjtwJ5Vs1Y1E spamdiagnosticoutput: 1:99 spamdiagnosticmetadata: NSPM MIME-Version: 1.0 X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-Network-Message-Id: 295b4777-ff29-4fbc-d8aa-08d671703431 X-MS-Exchange-CrossTenant-originalarrivaltime: 03 Jan 2019 11:40:04.9595 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM3PR08MB0658 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , "linux-doc@vger.kernel.org" , "maxime.ripard@bootlin.com" , "Jonathan Chai \(Arm Technology China\)" , Alexandru-Cosmin Gheorghe , "dri-devel@lists.freedesktop.org" , "linux-kernel@vger.kernel.org" , "yamada.masahiro@socionext.com" , "Yiqi Kang \(Arm Technology China\)" , "mchehab+samsung@kernel.org" , "Tiannan Zhu \(Arm Technology China\)" , "corbet@lwn.net" , "airlied@linux.ie" , "malidp@foss.arm.com" , "thomas Sun \(Arm Technology China\)" , Ayan Halder , "devicetree@vger.kernel.org" , "arnd@arndb.de" , "Jin Gao \(Arm Technology China\)" , nd , "sean@poorly.run" , "Lowry Li \(Arm Technology China\)" , "gregkh@linuxfoundation.org" , "nicolas.ferre@microchip.com" , "Julien Yin \(Arm Technology China\)" , "james qian wang \(Arm Technology China\)" , "akpm@linux-foundation.org" , "davem@davemloft.net" Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" X-Virus-Scanned: ClamAV using ClamSMTP From: "james qian wang (Arm Technology China)" Add DT bindings documentation for the ARM display processor D71 and later IPs. Changes in v4: - Deleted unnecessary address-cells, size-cells [Liviu Dudau] Changes in v3: - Deleted unnecessary property: interrupt-names. - Dropped 'ports' and moving 'port' up a level. Signed-off-by: James Qian Wang (Arm Technology China) Reviewed-by: Liviu Dudau Reviewed-by: Rob Herring --- .../bindings/display/arm/arm,komeda.txt | 73 +++++++++++++++++++ 1 file changed, 73 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/arm/arm,komeda.txt diff --git a/Documentation/devicetree/bindings/display/arm/arm,komeda.txt b/Documentation/devicetree/bindings/display/arm/arm,komeda.txt new file mode 100644 index 000000000000..919d651d3e8c --- /dev/null +++ b/Documentation/devicetree/bindings/display/arm/arm,komeda.txt @@ -0,0 +1,73 @@ +Device Tree bindings for Arm Komeda display driver + +Required properties: +- compatible: Should be "arm,mali-d71" +- reg: Physical base address and length of the registers in the system +- interrupts: the interrupt line number of the device in the system +- clocks: A list of phandle + clock-specifier pairs, one for each entry + in 'clock-names' +- clock-names: A list of clock names. It should contain: + - "mclk": for the main processor clock + - "pclk": for the APB interface clock +- #address-cells: Must be 1 +- #size-cells: Must be 0 + +Required properties for sub-node: pipeline@nq +Each device contains one or two pipeline sub-nodes (at least one), each +pipeline node should provide properties: +- reg: Zero-indexed identifier for the pipeline +- clocks: A list of phandle + clock-specifier pairs, one for each entry + in 'clock-names' +- clock-names: should contain: + - "pxclk": pixel clock + - "aclk": AXI interface clock + +- port: each pipeline connect to an encoder input port. The connection is + modeled using the OF graph bindings specified in + Documentation/devicetree/bindings/graph.txt + +Optional properties: + - memory-region: phandle to a node describing memory (see + Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt) + to be used for the framebuffer; if not present, the framebuffer may + be located anywhere in memory. + +Example: +/ { + ... + + dp0: display@c00000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "arm,mali-d71"; + reg = <0xc00000 0x20000>; + interrupts = <0 168 4>; + clocks = <&dpu_mclk>, <&dpu_aclk>; + clock-names = "mclk", "pclk"; + + dp0_pipe0: pipeline@0 { + clocks = <&fpgaosc2>, <&dpu_aclk>; + clock-names = "pxclk", "aclk"; + reg = <0>; + + port@0 { + dp0_pipe0_out: endpoint { + remote-endpoint = <&db_dvi0_in>; + }; + }; + }; + + dp0_pipe1: pipeline@1 { + clocks = <&fpgaosc2>, <&dpu_aclk>; + clock-names = "pxclk", "aclk"; + reg = <1>; + + port@0 { + dp0_pipe1_out: endpoint { + remote-endpoint = <&db_dvi1_in>; + }; + }; + }; + }; + ... +};