From patchwork Thu Dec 5 08:35:42 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: James Qian Wang X-Patchwork-Id: 11274349 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 900EA930 for ; Thu, 5 Dec 2019 08:35:55 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 75A40205ED for ; Thu, 5 Dec 2019 08:35:55 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 75A40205ED Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id E5B1C6F5D8; Thu, 5 Dec 2019 08:35:53 +0000 (UTC) X-Original-To: dri-devel@lists.freedesktop.org Delivered-To: dri-devel@lists.freedesktop.org Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-eopbgr60053.outbound.protection.outlook.com [40.107.6.53]) by gabe.freedesktop.org (Postfix) with ESMTPS id 349286F5D8 for ; Thu, 5 Dec 2019 08:35:52 +0000 (UTC) Received: from AM6PR08CA0040.eurprd08.prod.outlook.com (2603:10a6:20b:c0::28) by DB8PR08MB5211.eurprd08.prod.outlook.com (2603:10a6:10:ed::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2495.22; Thu, 5 Dec 2019 08:35:49 +0000 Received: from DB5EUR03FT022.eop-EUR03.prod.protection.outlook.com (2a01:111:f400:7e0a::206) by AM6PR08CA0040.outlook.office365.com (2603:10a6:20b:c0::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2516.13 via Frontend Transport; Thu, 5 Dec 2019 08:35:49 +0000 Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DB5EUR03FT022.mail.protection.outlook.com (10.152.20.171) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2495.18 via Frontend Transport; Thu, 5 Dec 2019 08:35:49 +0000 Received: ("Tessian outbound 5574dd7ffaa4:v37"); Thu, 05 Dec 2019 08:35:49 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 1df4ec539c909e21 X-CR-MTA-TID: 64aa7808 Received: from 66ba22ffbb8a.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 941BE465-8543-4D86-B077-967965B70159.1; Thu, 05 Dec 2019 08:35:43 +0000 Received: from EUR01-DB5-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 66ba22ffbb8a.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 05 Dec 2019 08:35:43 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eXwQMIEToXOcbXYWBRmg16oakfd2UVtHZnsLr+MeNKOykA4O9q48T6iTJJeq9ZKc4ZGqdrFDKqbjguWyuGSGYAyMxb35mDWiZf9YsFoQQ9O9rV7rwPsYHfSZN7hcUoFhZ7VUcJQakrfHURaw/rxvhRR5KBOAod7E9P6hPgQGsIqrv2XBphrrNd56ygP6GVqSWm7KjZCXDdqsZUD6wxe4Vamn5PNdHFLuexRz5xylV7hMA1moc76ML5SMtgC6gvnoRGIu+EwjJfN8Y81hGRfmDYu0O9oaU59WmYgb97D1XuVt0/FgqbWPid2okIOGKNNuADqsWzhiLtM4pBhtn622MA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KBBxY4dtQRlii0s47SsBLbJKYHMigVwhrTe2lW2g4UE=; b=k2sKAH7cL16qK9mE1u3V6d2cowBKOH5TG+CiQeQ+v/0DlqevOMQazn0zlMg9dLLaZ3ga/YBJ/J1jFcPQrmroOnljJEWyuMT5A2R1BXHnBhp1Fd7YBlPV3euO8JZq1SgjuebYi4pRux5IlZbRp45V3j8+Emwr++nZ2zKo6pHPOuhzwUguwbZEVd4/BL/YoxcxxClq2dghOS9Gz7b6o1aueYdLlZl4GWU/+zh0L/FY6QqEbCWdHj40/K6lwN+GRdSH5Nima515c4GcLVyMI99NG04ArjoRnEaKlZ6deigueXsXDfxEPiyRn9Jof5PVNCEEh/B3r8Folh7cmzgiaat+NQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none Received: from VE1PR08MB5006.eurprd08.prod.outlook.com (10.255.159.31) by AM0SPR01MB0047.eurprd08.prod.outlook.com (20.179.32.12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2516.12; Thu, 5 Dec 2019 08:35:42 +0000 Received: from VE1PR08MB5006.eurprd08.prod.outlook.com ([fe80::f984:b0c7:bce9:144e]) by VE1PR08MB5006.eurprd08.prod.outlook.com ([fe80::f984:b0c7:bce9:144e%2]) with mapi id 15.20.2495.014; Thu, 5 Dec 2019 08:35:42 +0000 From: "james qian wang (Arm Technology China)" To: Mihail Atanassov Subject: [PATCH v5 1/5] drm/komeda: Add side by side assembling Thread-Topic: [PATCH v5 1/5] drm/komeda: Add side by side assembling Thread-Index: AQHVq0b6iOAY1xrPm0y50+wKBy716g== Date: Thu, 5 Dec 2019 08:35:42 +0000 Message-ID: <20191205083436.11060-2-james.qian.wang@arm.com> References: <20191205083436.11060-1-james.qian.wang@arm.com> In-Reply-To: <20191205083436.11060-1-james.qian.wang@arm.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [113.29.88.7] x-clientproxiedby: HK0PR03CA0105.apcprd03.prod.outlook.com (2603:1096:203:b0::21) To VE1PR08MB5006.eurprd08.prod.outlook.com (2603:10a6:803:113::31) Authentication-Results-Original: spf=none (sender IP is ) smtp.mailfrom=james.qian.wang@arm.com; x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.20.1 x-ms-publictraffictype: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 548f5b45-c9ef-49de-edbd-08d7795e218f X-MS-TrafficTypeDiagnostic: AM0SPR01MB0047:|AM0SPR01MB0047:|DB8PR08MB5211: x-ms-exchange-transport-forked: True X-Microsoft-Antispam-PRVS: x-checkrecipientrouted: true x-ms-oob-tlc-oobclassifiers: OLM:3383;OLM:3383; x-forefront-prvs: 02426D11FE X-Forefront-Antispam-Report-Untrusted: SFV:NSPM; SFS:(10009020)(4636009)(376002)(366004)(39860400002)(136003)(396003)(346002)(199004)(189003)(8676002)(5660300002)(71190400001)(71200400001)(7736002)(305945005)(2906002)(86362001)(316002)(36756003)(103116003)(81156014)(50226002)(1076003)(81166006)(8936002)(6862004)(6636002)(4326008)(99286004)(478600001)(11346002)(2616005)(186003)(102836004)(25786009)(52116002)(76176011)(14454004)(55236004)(26005)(6512007)(54906003)(66946007)(66476007)(6116002)(66556008)(64756008)(6506007)(66446008)(3846002)(6486002)(37006003)(6436002)(14444005); DIR:OUT; SFP:1101; SCL:1; SRVR:AM0SPR01MB0047; H:VE1PR08MB5006.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: EkXjRds04ojdGTFc7eGTB6r7d3kpkcN4k6cxnP3lFSSYpwMdPx6krgHoquskNl9OPP+LqsbS7pg3WNpPPYHiLo/pA2Pfi3x4w7BZkMOuJgJW9B1wzkPzLoOax0eju8wozzN1R8K2rtqmQHnJ8jjz8wz3ULq+OxhMBQdj8xwM3b5XvbxqwilxIwz2FizEEeVFc2GPe1ehmR92810NRH9HPXbghA51e0mJYl2Tgys/SUsOXl+FYHGn+8LEFBAJKRbTVyz+Yuyh6wLK7g/s5Mi07ebVJqtCv45pPgCOGAeYhZe2yNTZvx9ggJ31JL9ItVoDnu3nMnCpLp14V/Di2MXOw6hcm5P4eg1q9Asr/8FFLgoMK9t2W0u9any1MYoyJU2WND1muEKfho0D/0JZVhMQAH+L/yTe+54P6gBKo0OS9CaVQY/HlKHajG5OY/XB/7Hv MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0SPR01MB0047 Original-Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=james.qian.wang@arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DB5EUR03FT022.eop-EUR03.prod.protection.outlook.com X-Forefront-Antispam-Report: CIP:63.35.35.123; IPV:CAL; SCL:-1; CTRY:IE; EFV:NLI; SFV:NSPM; SFS:(10009020)(4636009)(396003)(346002)(136003)(39860400002)(376002)(199004)(189003)(25786009)(6636002)(6116002)(3846002)(26826003)(11346002)(186003)(14444005)(103116003)(54906003)(8936002)(6512007)(99286004)(336012)(81156014)(316002)(81166006)(23756003)(76176011)(14454004)(37006003)(6506007)(70586007)(50466002)(6862004)(26005)(7736002)(8746002)(50226002)(102836004)(478600001)(8676002)(305945005)(70206006)(36756003)(22756006)(2616005)(86362001)(76130400001)(4326008)(1076003)(356004)(6486002)(2906002)(5660300002); DIR:OUT; SFP:1101; SCL:1; SRVR:DB8PR08MB5211; H:64aa7808-outbound-1.mta.getcheckrecipient.com; FPR:; SPF:Pass; LANG:en; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; A:1; MX:1; X-MS-Office365-Filtering-Correlation-Id-Prvs: d495e1e9-993b-461d-57c1-08d7795e1d49 NoDisclaimer: True X-Forefront-PRVS: 02426D11FE X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: oQxf536vrC1wS3P4u7yNpmz3k3sOpX21mEOHfE7e9AfS1kyfWEg56vHLIHiBEm0SCNLGypgHeMvJA71uOjvkPcSFeQbxyUzGNGci7xMmgHLRAei0qH94kvQl5eT7KfsgLzMCe+cppxyTqUGbmvvqoQB2QuPtY0YHfQQhFBWiWqRqBZdiV9pSwMb4Y4pNOE4GqW1x8o1o0yXOsZc/HIhUosbji7xzNoOuzdfHQlVZplgC8xQu9Q5/MWBcUnPMM0Qxw0sQ9y08DvsJSv9VQomYnHR4jeUn8nasNwWdKZbdh6beK4C4zeesL2eaVcP8ThFaXeZndBkgEK2QCbL2bajNmfRDd2ztSdhn0/XFft98T5xcg4GdslGgbHn1L2QPHfGUHZeBhpyLBZoBaynu/UV/B1yMEKBCMFqXQDQsAEUXKuBuKD0vSqw+SuksvJ7kLC+K X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Dec 2019 08:35:49.2631 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 548f5b45-c9ef-49de-edbd-08d7795e218f X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR08MB5211 X-Mailman-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KBBxY4dtQRlii0s47SsBLbJKYHMigVwhrTe2lW2g4UE=; b=t8NE4Sibhuv8VhDOG6AwwM7ptkRxMSU1SWU0ZyIPaT7SUpHd/5sNP/2y6LuEpm+eoXR87LuK5tg/un+OCtNI0l3CZjc38TAfIY6RXg2lutP8spbciW9VrboCmvxwPQSvD+O7rd01TzZKe9EIjTGMoHIwIQ8SF5r/7trze89auag= X-Mailman-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KBBxY4dtQRlii0s47SsBLbJKYHMigVwhrTe2lW2g4UE=; b=t8NE4Sibhuv8VhDOG6AwwM7ptkRxMSU1SWU0ZyIPaT7SUpHd/5sNP/2y6LuEpm+eoXR87LuK5tg/un+OCtNI0l3CZjc38TAfIY6RXg2lutP8spbciW9VrboCmvxwPQSvD+O7rd01TzZKe9EIjTGMoHIwIQ8SF5r/7trze89auag= X-Mailman-Original-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; lists.freedesktop.org; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;lists.freedesktop.org; dmarc=bestguesspass action=none header.from=arm.com; X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: nd , "Oscar Zhang \(Arm Technology China\)" , "Tiannan Zhu \(Arm Technology China\)" , "Jonathan Chai \(Arm Technology China\)" , "linux-kernel@vger.kernel.org" , "dri-devel@lists.freedesktop.org" , "Julien Yin \(Arm Technology China\)" , "Channing Chen \(Arm Technology China\)" , "james qian wang \(Arm Technology China\)" , "Thomas Sun \(Arm Technology China\)" , "Lowry Li \(Arm Technology China\)" , Ben Davis Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Komeda HW can support side by side, which splits the internal display processing to two single halves (LEFT/RIGHT) and handle them by two pipelines separately. komeda "side by side" is enabled by DT property: "side_by_side_master", once DT configured side by side, komeda need to verify it with HW's configuration, and assemble it for the further usage. v3: Correct a typo. Signed-off-by: James Qian Wang (Arm Technology China) --- .../gpu/drm/arm/display/komeda/komeda_crtc.c | 13 ++++- .../gpu/drm/arm/display/komeda/komeda_dev.c | 4 ++ .../gpu/drm/arm/display/komeda/komeda_dev.h | 9 ++++ .../gpu/drm/arm/display/komeda/komeda_kms.h | 3 ++ .../drm/arm/display/komeda/komeda_pipeline.c | 50 +++++++++++++++++-- .../drm/arm/display/komeda/komeda_pipeline.h | 1 + 6 files changed, 74 insertions(+), 6 deletions(-) diff --git a/drivers/gpu/drm/arm/display/komeda/komeda_crtc.c b/drivers/gpu/drm/arm/display/komeda/komeda_crtc.c index 1c452ea75999..cee9a1692e71 100644 --- a/drivers/gpu/drm/arm/display/komeda/komeda_crtc.c +++ b/drivers/gpu/drm/arm/display/komeda/komeda_crtc.c @@ -561,21 +561,30 @@ int komeda_kms_setup_crtcs(struct komeda_kms_dev *kms, kms->n_crtcs = 0; for (i = 0; i < mdev->n_pipelines; i++) { + /* if sbs, one komeda_dev only can represent one CRTC */ + if (mdev->side_by_side && i != mdev->side_by_side_master) + continue; + crtc = &kms->crtcs[kms->n_crtcs]; master = mdev->pipelines[i]; crtc->master = master; crtc->slave = komeda_pipeline_get_slave(master); + crtc->side_by_side = mdev->side_by_side; if (crtc->slave) sprintf(str, "pipe-%d", crtc->slave->id); else sprintf(str, "None"); - DRM_INFO("CRTC-%d: master(pipe-%d) slave(%s).\n", - kms->n_crtcs, master->id, str); + DRM_INFO("CRTC-%d: master(pipe-%d) slave(%s) sbs(%s).\n", + kms->n_crtcs, master->id, str, + crtc->side_by_side ? "On" : "Off"); kms->n_crtcs++; + + if (mdev->side_by_side) + break; } return 0; diff --git a/drivers/gpu/drm/arm/display/komeda/komeda_dev.c b/drivers/gpu/drm/arm/display/komeda/komeda_dev.c index 4e46f650fddf..0d0e8e4ebc9d 100644 --- a/drivers/gpu/drm/arm/display/komeda/komeda_dev.c +++ b/drivers/gpu/drm/arm/display/komeda/komeda_dev.c @@ -178,6 +178,10 @@ static int komeda_parse_dt(struct device *dev, struct komeda_dev *mdev) } } + /* this DT node is experimental hence undocumented */ + mdev->side_by_side = !of_property_read_u32(np, "side_by_side_master", + &mdev->side_by_side_master); + return ret; } diff --git a/drivers/gpu/drm/arm/display/komeda/komeda_dev.h b/drivers/gpu/drm/arm/display/komeda/komeda_dev.h index d406a4d83352..471604b42431 100644 --- a/drivers/gpu/drm/arm/display/komeda/komeda_dev.h +++ b/drivers/gpu/drm/arm/display/komeda/komeda_dev.h @@ -183,6 +183,15 @@ struct komeda_dev { /** @irq: irq number */ int irq; + /** + * @side_by_side: + * + * on sbs the whole display frame will be split to two halves (1:2), + * master pipeline handles the left part, slave for the right part + */ + bool side_by_side; + /** @side_by_side_master: master pipe id for side by side */ + int side_by_side_master; /** @lock: used to protect dpmode */ struct mutex lock; diff --git a/drivers/gpu/drm/arm/display/komeda/komeda_kms.h b/drivers/gpu/drm/arm/display/komeda/komeda_kms.h index 456f3c435719..ae6654fe95e2 100644 --- a/drivers/gpu/drm/arm/display/komeda/komeda_kms.h +++ b/drivers/gpu/drm/arm/display/komeda/komeda_kms.h @@ -76,6 +76,9 @@ struct komeda_crtc { */ struct komeda_pipeline *slave; + /** @side_by_side: if the master and slave works on side by side mode */ + bool side_by_side; + /** @slave_planes: komeda slave planes mask */ u32 slave_planes; diff --git a/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.c b/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.c index 452e505a1fd3..104e27cc1dc3 100644 --- a/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.c +++ b/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.c @@ -326,14 +326,56 @@ static void komeda_pipeline_assemble(struct komeda_pipeline *pipe) struct komeda_pipeline * komeda_pipeline_get_slave(struct komeda_pipeline *master) { - struct komeda_component *slave; + struct komeda_dev *mdev = master->mdev; + struct komeda_component *comp, *slave; + u32 avail_inputs; + + /* on SBS, slave pipeline merge to master via image processor */ + if (mdev->side_by_side) { + comp = &master->improc->base; + avail_inputs = KOMEDA_PIPELINE_IMPROCS; + } else { + comp = &master->compiz->base; + avail_inputs = KOMEDA_PIPELINE_COMPIZS; + } - slave = komeda_component_pickup_input(&master->compiz->base, - KOMEDA_PIPELINE_COMPIZS); + slave = komeda_component_pickup_input(comp, avail_inputs); return slave ? slave->pipeline : NULL; } +static int komeda_assemble_side_by_side(struct komeda_dev *mdev) +{ + struct komeda_pipeline *master, *slave; + int i; + + if (!mdev->side_by_side) + return 0; + + if (mdev->side_by_side_master >= mdev->n_pipelines) { + DRM_ERROR("DT configured side by side master-%d is invalid.\n", + mdev->side_by_side_master); + return -EINVAL; + } + + master = mdev->pipelines[mdev->side_by_side_master]; + slave = komeda_pipeline_get_slave(master); + if (!slave || slave->n_layers != master->n_layers) { + DRM_ERROR("Current HW doesn't support side by side.\n"); + return -EINVAL; + } + + if (!master->dual_link) { + DRM_DEBUG_ATOMIC("SBS can not work without dual link.\n"); + return -EINVAL; + } + + for (i = 0; i < master->n_layers; i++) + master->layers[i]->sbs_slave = slave->layers[i]; + + return 0; +} + int komeda_assemble_pipelines(struct komeda_dev *mdev) { struct komeda_pipeline *pipe; @@ -346,7 +388,7 @@ int komeda_assemble_pipelines(struct komeda_dev *mdev) komeda_pipeline_dump(pipe); } - return 0; + return komeda_assemble_side_by_side(mdev); } void komeda_pipeline_dump_register(struct komeda_pipeline *pipe, diff --git a/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.h b/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.h index ac8725e24853..20a076cce635 100644 --- a/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.h +++ b/drivers/gpu/drm/arm/display/komeda/komeda_pipeline.h @@ -237,6 +237,7 @@ struct komeda_layer { * not the source buffer. */ struct komeda_layer *right; + struct komeda_layer *sbs_slave; }; struct komeda_layer_state {