From patchwork Fri Jul 12 09:32:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 13731493 Received: from DB3PR0202CU003.outbound.protection.outlook.com (mail-northeuropeazon11011025.outbound.protection.outlook.com [52.101.65.25]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E05801419A9 for ; Fri, 12 Jul 2024 09:24:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.65.25 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720776282; cv=fail; b=F2gJe8G2ClfDIMYUwnEcSlU4dRGp5gOrTLOeQFYMrprzA6zpRMhwjurxFrQblOd8+xJLIMiMdngZT+Em68wmEEZ1z1EvJ7HdjxPb6jdGASGrBkgKYkiLulF2TfbRIyhYZJZR1cQkoPyUjdZbvhkoikI3KTziFfT1VDHsz7cAwh0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1720776282; c=relaxed/simple; bh=yrIgvD/gbFzf2Q3jNVwaZa0f4aiGLa0kITTncn20aoU=; h=From:To:Cc:Subject:Date:Message-Id:Content-Type:MIME-Version; b=I8UTCj/D0E+u04daN5ICpdjHj/X1MQbQDrZn+wv+beQqDuMY27KPIFUKb2UP29hELXp4JdCXjLHSE5KSGuyUCRTo3Mz0tJGhaJtlv1gWUyrDa8Hm/ZPXFwr5dyNwqhB4DVm7EBjw+Tg9r+4yUdQBsbMDE12j4MGGXu9JpNa1OCY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b=Ml7HPyVk; arc=fail smtp.client-ip=52.101.65.25 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=nxp.com header.i=@nxp.com header.b="Ml7HPyVk" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UAxk6MMv6VPZ2lpDK2Omya15pB/6cGNhUrhHUORBtmbQTTRgwlCayWjbi7595YF0flzoXKWcHwGwRfxBjugrjVhIvElyAVtmylmVrY99rldvrkwzEfRIz57YFF1BuGOvf8u9mZgsDuV7txZEB7TwLKixHo8KUidSnZO2auZ8jiHffgC72vuoR7Tg5Kddc+n/YWiq4y+hAOVP7QDl58JodhkrLwRi+XHopA5LuwR+2e3ZyK0mw3txpSV60g73kmfuH6c179WdKJp0Wz3HVMHoZsgYwnFFevJyFEhuf5bMvAAr+h2rx/HpsJtfrZihXCw/9h0L0USKGaFMQfEhnpq+ew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZI9+ARL/KKWYXh+mBLwSIVRuoKoVjpRE3kCHq6bpTIw=; b=xG9OqxzhtVMZZx/Mv+JF7GXXrJyhn+BYyKInPbEHa4Y18P7846RGEk/d11OWlnEGhKpq1bajThara/Vd+eqFUJPKfMsGToa43//ssy3eCk0jZpE1YdX0UJvCR3J1Hxvr0ucRdcne7jGf/g9FzbCXANxhMCGFiUq80QG7+/9jvMglaq45DKh5JcuJh1nMk7HdSySQfFxb8b6DwXQp55YXX/F+GGmcVihqXrEWOUAJh6Q4laW7NX4UriKYOkncpuWTUIejLmLoDB0yov1hGN6kJleSY4bb4iozczkGKlofKSFWVXTPOSDQlm6G2a4Wa/RAAHSeZtofSjtsddJmOpwPpQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZI9+ARL/KKWYXh+mBLwSIVRuoKoVjpRE3kCHq6bpTIw=; b=Ml7HPyVkk9h809I0/P/MrPeF6qxToURirowI0PpkEAYTxlM3UDptCR4RVu7sSh2KZysUPSsqYbEYQ0H1krtbQmMDkPD/OtGoqwgj1JelCX2/ow87Vs2N6WQZVG9KfAz2oGa+GCPTpFYcZpaw/kF0YtUBKdYPLl/Ipz3e6QIskPU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by VI0PR04MB10289.eurprd04.prod.outlook.com (2603:10a6:800:242::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7762.20; Fri, 12 Jul 2024 09:24:36 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::d1ce:ea15:6648:6f90]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::d1ce:ea15:6648:6f90%2]) with mapi id 15.20.7762.020; Fri, 12 Jul 2024 09:24:36 +0000 From: Liu Ying To: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org Cc: p.zabel@pengutronix.de, airlied@gmail.com, daniel@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, tglx@linutronix.de, vkoul@kernel.org, kishon@kernel.org, aisheng.dong@nxp.com, agx@sigxcpu.org, francesco@dolcini.it, frank.li@nxp.com Subject: [PATCH v2 00/16] Add Freescale i.MX8qxp Display Controller support Date: Fri, 12 Jul 2024 17:32:27 +0800 Message-Id: <20240712093243.2108456-1-victor.liu@nxp.com> X-Mailer: git-send-email 2.37.1 X-ClientProxiedBy: SI1PR02CA0054.apcprd02.prod.outlook.com (2603:1096:4:1f5::13) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM7PR04MB7046:EE_|VI0PR04MB10289:EE_ X-MS-Office365-Filtering-Correlation-Id: a1f2dd90-6e0f-4e26-5f5f-08dca254727a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|52116014|376014|7416014|366016|38350700014; X-Microsoft-Antispam-Message-Info: INp44zhcx+p5Hx5idb+DW15anl900dHfAauZ5dg4MGZKTUAb2b3cnO393Dt0evbrTUd2m8oEd77SJ6qxuKf1Kn1a2iVl/rpt8E0yPypL4r8UqR23rlHIO2IzUcdAZrJ7ph98VdTydkMRNhRbx8TPD955b2vSeUyLQ8ZrhZfFU/xZXpIlFZXmoI1VCGs4flEp2GsWtSxVZNUA/EKNKqu70GZlYlZgUVW4+z/PL60W6YKdqy0LoKgpO/CWV8KYwh2S+B6Y0XLa7F6epWvcgrf8O6oRYgx6njs5RM06A6GlyNm9MmopCuCAQ4VfzXLRxHf8jbLCo3vN9EZUfxVV1tNv5i4nbqeStgrO7wXSTLY02IT/bDPe8SR/HmQOfq7+BoEhf4r3Fof/n7zjTqQlW1CbRbvhRfdbDqhKDDfCng49TgyJjXksIvkFQsEfTGi1lHSRMIQi7fBCQ8KaPdjvXZ4ksdANYVUGAK4TMBtj0cZFcwA84/k0ZCDykR3d1ZmMThExg1KLkQ3yKPmagIjZiUPB6JZs4+ZtcDpbPOsEBmTu5HPCv7ek8Cci6ylWjwt6vlgYJAhK8S+FHrttboCJnoQXTMHd5bjqD8SgKnTnyZACtZo83ihpDtc2Z7Kz/EbeXnf8p7ZLIyFAl9T/+KejX5XpG16LWjZSjM0yrRtddoHlF6pWUchwQSi48XrPFP2EShNHg1/ISeb9DdPCdFXjn31ILoC9gPY9o2osspMczJuSl8S2vYmZObImRV5pRKRaXx7dMBddoJDvoN08xKVd6se8jnhMxBfE/dkI+wG3LMgVs+o2hOG+PvI1tbZBCzvwmjMLwIYtBoxLmZlVb9GtW6d1BZ9F72uIHFyr/TZGpbh6Zu/sHtcKJGFD/vDc59/XXbaZk7FuYUkVw6vxr7k7Q4zlyCBhVl7GU9E2kwFNWA8BGiuvHM6HBLfbvv88zGC9Pu1BXmrMHbNA7ijs9R7zQyUV/c6MlYQyv2qdpCeNbbgxzSx6dC4h7RFPtGreHfEoHQEHGi6/I6sBxtlSLUkdlE1TJ0t6pXLE13eEy1Pm98A9fKoHmbLGax1aEVMjzsy108OlsII9r1+PTfwQpK+rV0iB/AUaksYqBXVVJs3EfyQJ1gwL1pOkxm9+c0ijykOvga56kzX7fH5eJOQCrnvi7VQCbLIMthHqWXJErL8pemuVFzMIJ+OdwjG6wYka9tcnU/pd1I2D+YQuLrHlxHRNhKRkeby94BHAHelNaVLOIU7ts+EYc9fZOVdOShBfv8KE/hKD0MQ6Gc7i9OxBCrG6X9GPD+HPq7EioLOh6JGCc9IUTYEJ4LTmzBcrIr3ikbSx4BnI5XNUT1GhJfHEzKPKwGr7Mw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM7PR04MB7046.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(52116014)(376014)(7416014)(366016)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 9X532iD945jem7IMqGpZWEiBq5BWrL+sh+S+QjNtYfMPSTwpBB7e6IZUNdxaG1FEsdUya2atpQrsAOZNpoaaGPyKuF/PrxUc2OycXIA7vaIRJ4xmzoCWdsooLeHVUh5xpNP+BfFO1wqKjc8N068eSQJmYUem2WseMwypQeUxTukJR413r9h0rF0T6mYjgrMVf/fIoufa4wvK5mcCfJ11/bhFblHcxkbeYSy0MZD6rHR7SM9kTvVLzMn0wSWCG4FGZmwqLDLv3gVlAkhhZ6fCfhZMTGVQCDVeQuZgXi19GNvQQ3LD+51h5/UeUGOWOgjDfABT2MP1O0cFgmMqmHun6Cm5Ztn9XiUqIAi7KPiKOFMjSXDPeM8zgAbNyaCeXvA2EQSiRJzbe+CWPEKvSAl6Pb4iWH46MtPU7Es0EV6L8Pj0cOZ4WRdU/BHa+Qzms1iKLEUgZX2NwlLwnvrW4wJ1AtZfW9xA/Xf3zmDEBQkLuasAsBS7MCxYGciHOGrwiE2n+T2AL/yPIwN4jQZSlXk542QTwJbR2bsEmv2uGZhDsnKGSZ5QzNAiZmyUJlGYALQdM/Oop6/G/q2M/EIvasNaljIMgSCVLvN37GW66aqihsrkarqJgw3tQugT3bnRFTIRI5XNO4kRvU4qZYJYseVFXMv4ShHUIQpyDG/pd+8N7kJBK4m4QlzKQ+bdj25sdVrYSIv06f5mFYtw75wIYqIkm82jGYc3Z+/eCniF39AzWTVh/HoLOgGdIuxtMHRH1M+Caq8mpcvnuNiIyyfCBZQXEGVbR21ESrE31pNgXhnafA1DrLGhcTrhu47unhMUvnvkRkCUPhZE4X1OWYFcll5DBl/eI1Aa+Crq+3dZyz1HC2ahawIzmbpzZYX5xq1neTsJe/I/vBZ61DD1IiQ9TVk8rk3+xrMcxmj1r+JCJGoB/S6+raQkYzA39cXMHd6m9lrLgldflbTvw9knA0mwW4HzZkc5DG2N+uY8PWxvnfqYAG7KpRKzLn1VCl/BuQTWDGvK64HQX/cpfFk6XEAS6lmHoSD2M5Tr3V2WYlHVP8cZa425u4CGqNL5h4lHUs8kBRut5Rc4XijrJ4MD/YTBKsTXJr0p8sG6oEYstsv5nKC4qYJHUuM/exaDc4DQANfPOgHp2R8MmQjAgJV5z0zlZImiGw1eupG54fnXq9kUNSwvnd2WAw+dHZpDic8TymrfMl6Ezd3CIGVLMjArTYDkqkywnaRT4bW7JFV+a9HOAGiy/+jNVmFsC9VSDm4fNshq/oybsHb4DbkJarE2nePxVlyySs/89x3jHM4gEV9B5pAoW35LU6yGeD2CAaSW6CNsAt2COB/G6ss318AKza9oBcM5jc2bd6gZ4nPO3DOv+MSUurruK5ioswXOr7Pv67T5mMhYTikaxYwDAl3GziHE9qxT4MFQZF8AOgZ5Ar7mq1zfkjVN8TufeRN1q1lsVvjlWgjM/jnnhDvHmKURi7YpSmLBTmdZ1bOLm+8tUa5n3srY+BocZly5TsInIEIYHnNILdcVkSruCiiqhs7fRBciUhxg659ym0U1WlkgAZ9xU8CvlMmpc7a8Jw1EXPLxapnKv4M4 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a1f2dd90-6e0f-4e26-5f5f-08dca254727a X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jul 2024 09:24:36.3106 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: izU/oiFcnlXpxpO53I1mMjd+r+Nx/dZafllrgAWJHzkvVjlGI9oWtISMEJZcU0X/Tch2Dg2/1H5IS4ZWjbA/HA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI0PR04MB10289 Hi, This patch series aims to add Freescale i.MX8qxp Display Controller support. The controller is comprised of three main components that include a blit engine for 2D graphics accelerations, display controller for display output processing, as well as a command sequencer. Previous patch series attempts to do that can be found at: https://patchwork.freedesktop.org/series/84524/ This series addresses Maxime's comments on the previous one: a. Split the display controller into multiple internal devices. 1) List display engine, pixel engine, interrupt controller and more as the controller's child devices. 2) List display engine and pixel engine's processing units as their child devices. b. Add minimal feature support. Only support two display pipelines with primary planes with XR24 fb, backed by two fetchunits. No fetchunit dynamic allocation logic(to be done when necessary). c. Use drm_dev_{enter, exit}(). Since this series changes a lot comparing to the previous one, I choose to send it with a new patch series, not a new version. To follow up i.MX8qxp TRM, I changed the controller name to "Display Controller" instead of the previous "DPU". "DPU" is only mentioned in the SoC block diagram and represents the whole display subsystem which includes the display controller and prefech engines, etc. With an additional patch[1] for simple-pm-bus.c, this series facilitates testing a LVDS panel on i.MX8qxp MEK. Please do NOT merge patch 11-16. [1] https://lkml.org/lkml/2023/1/25/120 v2: * Drop fsl,dc-*-id DT properties from fsl,imx8qxp-dc*.yaml. (Krzysztof) * Move port property from fsl,imx8qxp-dc-display-engine.yaml to fsl,imx8qxp-dc-tcon.yaml. (Krzysztof) * Drop unneeded "|" from fsl,imx8qxp-dc-intc.yaml. (Krzysztof) * Use generic pmu pattern property in fsl,imx8qxp-dc.yaml. (Krzysztof) * Fix register range size in fsl,imx8qxp-dc*.yaml. * Use OF alias id to get instance id from display driver. * Find next bridge from TCon's port from display driver. * Drop drm/drm_module.h include from dc-drv.c. * Improve file list in MAINTAINERS. (Frank) * Add entire i.MX8qxp display controller device tree for review. (Krzysztof) * Add MIPI/LVDS subsystems device tree and a DT overlay for imx8qxp MEK to test a LVDS panel as an example. (Francesco) Liu Ying (16): dt-bindings: display: imx: Add some i.MX8qxp Display Controller processing units dt-bindings: display: imx: Add i.MX8qxp Display Controller display engine dt-bindings: display: imx: Add i.MX8qxp Display Controller pixel engine dt-bindings: interrupt-controller: Add i.MX8qxp Display Controller interrupt controller dt-bindings: display: imx: Add i.MX8qxp Display Controller drm/imx: Add i.MX8qxp Display Controller display engine drm/imx: Add i.MX8qxp Display Controller pixel engine drm/imx: Add i.MX8qxp Display Controller interrupt controller drm/imx: Add i.MX8qxp Display Controller KMS MAINTAINERS: Add maintainer for i.MX8qxp Display Controller dt-bindings: phy: mixel,mipi-dsi-phy: Allow assigned-clock* properties dt-bindings: firmware: imx: Add SCU controlled display pixel link nodes arm64: dts: imx8qxp: Add display controller subsystem arm64: dts: imx8qxp: Add MIPI-LVDS combo subsystems arm64: dts: imx8qxp-mek: Enable display controller arm64: dts: imx8qxp-mek: Add MX8-DLVDS-LCD1 display module support .../imx/fsl,imx8qxp-dc-constframe.yaml | 44 ++ .../imx/fsl,imx8qxp-dc-display-engine.yaml | 152 +++++ .../display/imx/fsl,imx8qxp-dc-extdst.yaml | 72 +++ .../imx/fsl,imx8qxp-dc-fetchlayer.yaml | 30 + .../imx/fsl,imx8qxp-dc-fetchunit-common.yaml | 125 ++++ .../display/imx/fsl,imx8qxp-dc-fetchwarp.yaml | 30 + .../display/imx/fsl,imx8qxp-dc-framegen.yaml | 64 ++ .../imx/fsl,imx8qxp-dc-layerblend.yaml | 39 ++ .../imx/fsl,imx8qxp-dc-pixel-engine.yaml | 250 ++++++++ .../display/imx/fsl,imx8qxp-dc-tcon.yaml | 45 ++ .../bindings/display/imx/fsl,imx8qxp-dc.yaml | 236 +++++++ .../devicetree/bindings/firmware/fsl,scu.yaml | 20 + .../fsl,imx8qxp-dc-intc.yaml | 318 ++++++++++ .../bindings/phy/mixel,mipi-dsi-phy.yaml | 5 - MAINTAINERS | 8 + arch/arm64/boot/dts/freescale/Makefile | 4 + .../arm64/boot/dts/freescale/imx8-ss-dc0.dtsi | 408 +++++++++++++ .../imx8qxp-mek-mx8-dlvds-lcd1-lvds0-odd.dtso | 183 ++++++ arch/arm64/boot/dts/freescale/imx8qxp-mek.dts | 34 ++ .../boot/dts/freescale/imx8qxp-ss-dc.dtsi | 240 ++++++++ .../dts/freescale/imx8qxp-ss-mipi-lvds.dtsi | 437 +++++++++++++ arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 28 +- drivers/gpu/drm/imx/Kconfig | 1 + drivers/gpu/drm/imx/Makefile | 1 + drivers/gpu/drm/imx/dc/Kconfig | 8 + drivers/gpu/drm/imx/dc/Makefile | 7 + drivers/gpu/drm/imx/dc/dc-cf.c | 157 +++++ drivers/gpu/drm/imx/dc/dc-crtc.c | 578 ++++++++++++++++++ drivers/gpu/drm/imx/dc/dc-crtc.h | 67 ++ drivers/gpu/drm/imx/dc/dc-de.c | 151 +++++ drivers/gpu/drm/imx/dc/dc-de.h | 65 ++ drivers/gpu/drm/imx/dc/dc-drv.c | 275 +++++++++ drivers/gpu/drm/imx/dc/dc-drv.h | 54 ++ drivers/gpu/drm/imx/dc/dc-ed.c | 266 ++++++++ drivers/gpu/drm/imx/dc/dc-fg.c | 366 +++++++++++ drivers/gpu/drm/imx/dc/dc-fl.c | 136 +++++ drivers/gpu/drm/imx/dc/dc-fu.c | 241 ++++++++ drivers/gpu/drm/imx/dc/dc-fu.h | 129 ++++ drivers/gpu/drm/imx/dc/dc-fw.c | 149 +++++ drivers/gpu/drm/imx/dc/dc-ic.c | 249 ++++++++ drivers/gpu/drm/imx/dc/dc-kms.c | 143 +++++ drivers/gpu/drm/imx/dc/dc-kms.h | 15 + drivers/gpu/drm/imx/dc/dc-lb.c | 300 +++++++++ drivers/gpu/drm/imx/dc/dc-pe.c | 140 +++++ drivers/gpu/drm/imx/dc/dc-pe.h | 91 +++ drivers/gpu/drm/imx/dc/dc-plane.c | 227 +++++++ drivers/gpu/drm/imx/dc/dc-plane.h | 37 ++ drivers/gpu/drm/imx/dc/dc-tc.c | 137 +++++ 48 files changed, 6756 insertions(+), 6 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-constframe.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-display-engine.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-extdst.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-fetchlayer.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-fetchunit-common.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-fetchwarp.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-framegen.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-layerblend.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-pixel-engine.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-tcon.yaml create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc.yaml create mode 100644 Documentation/devicetree/bindings/interrupt-controller/fsl,imx8qxp-dc-intc.yaml create mode 100644 arch/arm64/boot/dts/freescale/imx8-ss-dc0.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8qxp-mek-mx8-dlvds-lcd1-lvds0-odd.dtso create mode 100644 arch/arm64/boot/dts/freescale/imx8qxp-ss-dc.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8qxp-ss-mipi-lvds.dtsi create mode 100644 drivers/gpu/drm/imx/dc/Kconfig create mode 100644 drivers/gpu/drm/imx/dc/Makefile create mode 100644 drivers/gpu/drm/imx/dc/dc-cf.c create mode 100644 drivers/gpu/drm/imx/dc/dc-crtc.c create mode 100644 drivers/gpu/drm/imx/dc/dc-crtc.h create mode 100644 drivers/gpu/drm/imx/dc/dc-de.c create mode 100644 drivers/gpu/drm/imx/dc/dc-de.h create mode 100644 drivers/gpu/drm/imx/dc/dc-drv.c create mode 100644 drivers/gpu/drm/imx/dc/dc-drv.h create mode 100644 drivers/gpu/drm/imx/dc/dc-ed.c create mode 100644 drivers/gpu/drm/imx/dc/dc-fg.c create mode 100644 drivers/gpu/drm/imx/dc/dc-fl.c create mode 100644 drivers/gpu/drm/imx/dc/dc-fu.c create mode 100644 drivers/gpu/drm/imx/dc/dc-fu.h create mode 100644 drivers/gpu/drm/imx/dc/dc-fw.c create mode 100644 drivers/gpu/drm/imx/dc/dc-ic.c create mode 100644 drivers/gpu/drm/imx/dc/dc-kms.c create mode 100644 drivers/gpu/drm/imx/dc/dc-kms.h create mode 100644 drivers/gpu/drm/imx/dc/dc-lb.c create mode 100644 drivers/gpu/drm/imx/dc/dc-pe.c create mode 100644 drivers/gpu/drm/imx/dc/dc-pe.h create mode 100644 drivers/gpu/drm/imx/dc/dc-plane.c create mode 100644 drivers/gpu/drm/imx/dc/dc-plane.h create mode 100644 drivers/gpu/drm/imx/dc/dc-tc.c