From patchwork Fri Feb 7 16:38:06 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Marian Costea X-Patchwork-Id: 13965462 Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2086.outbound.protection.outlook.com [40.107.105.86]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C00AF192589 for ; Fri, 7 Feb 2025 16:38:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.105.86 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738946310; cv=fail; b=GblzPupM2DwUt/MuvRNNcwJce+nn4WwnWu9WdzmFKfJpXrH5CuYkcYT19vrYIA0E11sFY0hNfPNJ+/J+cD73ZK1KyL6cZBg+mMlyc77OvzhpqCKyTkCnz0XMDY7z7LFNdhVMa9VdUSuMp/5aAv+lKfpXRNwIkMQw9NdSgvgKrqg= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738946310; c=relaxed/simple; bh=aIHjuhonVRUD/pSOu9kMVOZqdCit6NqK61OX4p7CevM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=BzhVsigbI8Tr8Hgbp5le2i25R2bxCLGaekfny/H4M5CVYooG1OjZ1lIUxcSEHL95J1OrVuenkRb9gSyHKfqjBr+jvhygNAKAsTAcAGHK6PSjsDc0BxmCZBSGWUDMPTX+1pgp8DI/VMXNlGZkbXnyqIhXfzjZ64b7y/HXaQo3aQE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=Rs7MWndC; arc=fail smtp.client-ip=40.107.105.86 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="Rs7MWndC" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=SGkoZgXweJfTxbShsIUPTdxbybSXkmMdwHw6N3mEWSrKiXi65B+XVp8VbQI0vGA2ZMdbSqo3lxv9zaO+j3Wwdh5aZqwYYYZeZmNz/oXHE43YeR7t403pldh7cMmsnxctAjIwYdp7kGXGCIQrhlqTBgVD8+al/028DszCOKJoGuzDX2wVKE7InEPP9gMP5fytdkT8KZoiRc9GwltBAeVKvZsuUbd4UPwEXS9WamJ4LPGpPH5A9c8xSraMllHXZ79Dw1f2DR+ixe65g8BKGcSVTgYWD3UHjRCxCWvgwThdZMgp/wXYuvkfboURz23WCae2sEXkl+m5rHOgvPu1Zt8yMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=R1mmbX38yJLpeswxlVMjIMaVX8XEJ3y37DtGG2epC8Y=; b=POy7C+6o1WyrRrxbNOeZbKp0l9yZdUxDmbdJOlAy6StoysLmta37W4e266WvjL5Xhfb8RKID6HcBHF11YXy7GtVH4dt7uVWvyBFbHjPzog6tKhyXi3p4KsNo/tV++YMkLQ7Tm0Uq4z2SPH/4+dOtkjjN6yFzLnHvaPzDNihlzaa1MLWky5z4Otke2vdC5qxeikvHPbt2IKrxDXDH9o/4cKUU+5tj2ieWXmThPgBYidI/LNr6Kp7b9mncUS6B5/6At1FbXteg/gIUbjsR6SDBV9bLqxEH3ZtsS2BKHaH71at/WaVos7UYi0Ut4keYR2C60N3AB+96LuoPMre5fxNL8Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R1mmbX38yJLpeswxlVMjIMaVX8XEJ3y37DtGG2epC8Y=; b=Rs7MWndCvIyuSHSZ2cISVDia5sAF9n7tFirB/yHJe45CisyFbTXeY6/Oa/RNPUAJEbFFhGhEFrTiFZN2BSGLR4yCDes718K2OWLBkJzbIOaBsuioMdzWk6pccc7JkMu8gRTWjqqo5FvT9kaFmJR5lLSmnNQpn1MPioK5i+y5dcYR0vw+jKROctW/jGiI4yWIFbfsASK4u/fSviF2pEs+bgNDlCM9ysgH/HTuXrbBrS22K7KWGwuN964rUM4LaY/OjIQu6enz63zs+468SjeJSQsBrKm2vgii8y4UikTn2RcS7+fyNBKlUuFLuNrOeV8Lfrscrh4UkhUBxQbFOBYyBw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by DU4PR04MB10840.eurprd04.prod.outlook.com (2603:10a6:10:58a::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8422.12; Fri, 7 Feb 2025 16:38:24 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%5]) with mapi id 15.20.8398.021; Fri, 7 Feb 2025 16:38:24 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux , imx@lists.linux.dev, Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v7 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Fri, 7 Feb 2025 18:38:06 +0200 Message-ID: <20250207163808.1208552-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20250207163808.1208552-1-ciprianmarian.costea@oss.nxp.com> References: <20250207163808.1208552-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AM0PR03CA0084.eurprd03.prod.outlook.com (2603:10a6:208:69::25) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|DU4PR04MB10840:EE_ X-MS-Office365-Filtering-Correlation-Id: 4ca71d4a-4d7f-4850-c02a-08dd4795d715 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|366016|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?q?Pq/ddDxSB3+1vZODhBEXo7YvVykKJAl?= =?utf-8?q?4/uBFb4KmXBZZoeBj/+4VxX0mI0GDKX8Jhk0s4feYmSSA66iT0JPGTx/tjetOkEmZ?= =?utf-8?q?nIWlaEmU7Fk4caamx6BVmicsB+b1xj8Wg+ng+IzDy6yRNtfw9PRbRRe3TtdT7xrJG?= =?utf-8?q?0Mu/xo33i/PxJNwVRqauCzC9VJ+YsdE1J6ZzZyH4N+uryY0K/43WmYIo7v75mg5RX?= =?utf-8?q?OrXbghZeN4QcUcEEpQkCm4FXXegkuFyrAnM5AAtzPscTHAowxwsj8fg5+KiL6Itqe?= =?utf-8?q?oS4WnpV7e92/CPTv+GQLnnCpVPogjsafvYPhxx+HIzdNbPJkqv/ud72SBGfLKVXox?= =?utf-8?q?r1BncVPHPqHiO5RAD4XOSSENiZRgtY6uEfLOcqsLYk75nyW9FX+/mdP956oLo3OH9?= =?utf-8?q?bNntf2byx2dL+vp6X7k+rqMMA6o3MiuIEq2PqE2cy9Bh9aiFZDjvnYsylcvdLeHsL?= =?utf-8?q?yNIcNbylRkdvPxA1ghNJe/HxTQKLMdUFMoCIHWk5RDf+0l0v8ug/RrC6xxopoNR1T?= =?utf-8?q?YXYuylIkB5UUYuWl/jsBtZkryN/3JQZRiUi64y7glO2tQJsnwVFsaTOzv91sCjYWo?= =?utf-8?q?uU9CtSRWjvnLblO8U72dGMAWiVkZObBBtZypVWZhdZ0wRPJNvxkTLa3UTwvtfnNGq?= =?utf-8?q?imxB01bwsP9QJuN9Ec8rvrUl+ySrhoqV+KoKn0smg4DMNXswP5nR2KnCRYkc+B6Eh?= =?utf-8?q?U5HxHGMO3X8EnhCfaf4iu9Zny7jMtFLMwW2gbRbvIS1NOgZ4bk6MS6L8gGhOf+Hyw?= =?utf-8?q?f3YkhsFv4ocwGj1J/ILMRUTlJxhKXuj7SYUKQee/E9KWwiLD+a52NFS8UcEkmZ7PO?= =?utf-8?q?itRkIgYZ0vezZR1i3cKLG7pVY769INWrx/lJZ8CHNJ6NsUnWMilxEod/y+AGiJLX2?= =?utf-8?q?VA7PnRZ5yFkJzB/xfsIXOOAomlcm/S+UskFOINZjzhwJT+cKAraruqOQNN8nIzyjs?= =?utf-8?q?Knm9aaiTMPdJLK+Kq5mlM0/oQQrrDPbEktG7mqLMhMi1OxTGh0wRLcutGaMlTtVFM?= =?utf-8?q?eazkcaOleDyd46O4oNsQOAviO6FKVssldlT7g9Xp0SsT2n9Od6LV6t3yBes25ID2b?= =?utf-8?q?KaQhOg7Vo4N+4wMIAJei3rl1FsKj4IBCpSZcvlAs4M00KlLsuakYhpENq+PyL/6OX?= =?utf-8?q?EybOlA92YwOxGhSZTg0EdztEk75jSho7MsC+yv5Bl31FQiMmLnwLxFE9YxpG5RAEp?= =?utf-8?q?61n3aLM9gW95ePjSCTbzdYzd5ncnfLRXh+w60Q6RER3e3zDzyUFebqCMaumfzsJQV?= =?utf-8?q?CsfE5IzoNcaigqra6SY5fsVg8O3zPYrya0Evx1I5Seofetd2+FrO4y8QxeHXDGcYo?= =?utf-8?q?a7O01iXhbM6d?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(366016)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?VUShQJ50UqyHOEWScg7/yA9eIfN2?= =?utf-8?q?/Q4kYsRywMFuGn+lJmBdwv3Xoz/yjgKSoeFVOUWuu0w5bjqgQWvarEkU2YVkX63Kb?= =?utf-8?q?NRHZWh6/M2nOS5c0oaLTV3jJDfYgGdLhslHvv9+NYQMV2IDVAYBX7CvSz70kyW6Gm?= =?utf-8?q?ATnMqNEa3p4cue9nTcgW5fy1Vsd4+sHaHohD3DgAIE78gIRrkt9hfuucR8WA6sSgT?= =?utf-8?q?4iBfxEH1/iZh9+sEa39XAknJ+M5DBE2N38MliP8Wdf3ZG6BoqiOusUPsUqYYbtWH/?= =?utf-8?q?7lYAdXNGiWbPNsqJISweUL1vR2vWa51/EzYDWq3CBq/TyW1fJcP9qnofIiaq9RLKy?= =?utf-8?q?YQHs4MJ4jFWzMvEEUKAUvozSAoyAriX96GvI4Yy6tuU6ClUfLMtrZ2ohXGs038jKg?= =?utf-8?q?vSX2S6G8uBqH2MwjWmSY6mufoKOQhyWYT6J9pJ5y9s8aPHLD2GavmCwb+BeE3odYL?= =?utf-8?q?ImBg/WV42wKjPgp1xstT5ZblAo473v4jTcKCMC3w9K4PL49MECYnDOW5oJF71IAWO?= =?utf-8?q?yhG1fIVnRX8EnOZVi2ajWjVM0N0bcRXc1hoNIjpUawXCjD9LPxXUIcohE8dduQVmK?= =?utf-8?q?kryrcghCzvbVD3ESvZ0ivXTjb44o7rV3Q0azI+ev729df3xE9Q7HzWUIVTSTC8x5V?= =?utf-8?q?zadrvc5dpvpXg/sCokZfJQkr82V1Wdp0vOtjQA9PLlX8lC2ZzuZRaFeAheqVllBeA?= =?utf-8?q?8vbw72Vi0gK/+gD/Em4hx7HrZIg6JXJ4uzCCclCzdWHrG3s/XXktm3e0BsGXdwl+5?= =?utf-8?q?t6u1QuAl80sQ7MeylYzDDZfD0FMXdYXG2ehUMsUznUQ8hjVLGTqklCNKd8fNPCPWW?= =?utf-8?q?5uIJQCs14HXDa51CKlTXFw/78ybqb8bE0lTRY+dTrOI0KSIUdR4daVxv1JY4/X4ZA?= =?utf-8?q?XGy6mvzTjUbzJQdJjRvxVD57eMdiMqCHsbwqcyfuW0HpmcxEmFnzdwL1vaaIGYqsO?= =?utf-8?q?+tFLq5QkJSp3NPBxhk/I++7mHDFpOP6Oygya/VaJHWdrHPC13iQyQgVy3H1EMhTu6?= =?utf-8?q?tbXqZ7r/wDF46kHEYTELuRh0A8ICgTpwpn3s0ECFhIeFBaL9bA0b45YYqmEryGKYX?= =?utf-8?q?sLeFLM2SBJszK2rVGuAi+Keez7fTR0piPN1cv8WF9hHwZeE7RgFEaIZl1d1Uo7Gxn?= =?utf-8?q?tTHqqbUvuip8yo+RoUSHzUosQ9PjQC4zc3aG2uKitBwKwVTPc2ScvOpZxOTpLiPJX?= =?utf-8?q?XkXLEqggxmtvimL6ygVH8h1cKBYoJ6gZm3apNrIIkLkDwILyllkS4cFJPOROpZoFg?= =?utf-8?q?zTt0wtub2QK87AEv8rvH3Udg0Cl8r8MTgvxqm0ujeqUz8S4AyoiN3GG8bQJkkdHjY?= =?utf-8?q?dJ+tBfh5JmFgfXPMgh2owTj8xE50LPQSvJKUhbZIqnVXtsFCOuI/IWizvLj8AwGr/?= =?utf-8?q?YcBDf6d4BZ9/ngid+LZSo5suJ0OYnffQe5pi5KGJy0pJzF3Nx9gX+SYhaMI73gLSF?= =?utf-8?q?PJvt3hSalYd+XCgTrbL9OBOWm3dnOM01RWokwiZEi6ycgXJf7J1bPFEizFzl5dzMh?= =?utf-8?q?FGwv4GCWs25LEqQ+aeLvWpt1uAlXzTqzzQ=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4ca71d4a-4d7f-4850-c02a-08dd4795d715 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Feb 2025 16:38:24.3226 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: KE9ke3v7LVYOJWccs4bHRnAjjj2YoVImSdJJhmvQY2jeUH0AnJh/pKCSQiIPLNuqN/8IQMo+tLtU36ArmHyc7UneV5UpCQMrrlq/OEKAjeQ= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR04MB10840 From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. RTC tracks clock time during system suspend. It can be a wakeup source for the S32G2/S32G3 SoC based boards. The RTC module from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea --- drivers/rtc/Kconfig | 11 ++ drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 383 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 395 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index 0bbbf778ecfa..510dc2db745d 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2103,4 +2103,15 @@ config RTC_DRV_AMLOGIC_A4 This driver can also be built as a module. If so, the module will be called "rtc-amlogic-a4". +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 489b4ab07068..e4b616ecd5ce 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -161,6 +161,7 @@ obj-$(CONFIG_RTC_DRV_RX8111) += rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) += rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) += rtc-rzn1.o obj-$(CONFIG_RTC_DRV_RENESAS_RTCA3) += rtc-renesas-rtca3.o +obj-$(CONFIG_RTC_DRV_S32G) += rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) += rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) += rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) += rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..3244b23c533e --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,383 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2025 NXP + */ + +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define APIVAL_OFFSET 0x10ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_INV_API BIT(17) +#define RTCS_APIF BIT(13) + +#define APIVAL_MAX_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +/* + * S32G2 and S32G3 SoCs have RTC clock source1 reserved and + * should not be used. + */ +#define RTC_CLK_SRC1_RESERVED BIT(1) + +/* + * S32G RTC module has a 512 value and a 32 value hardware frequency + * divisors (DIV512 and DIV32) which could be used to achieve higher + * counter ranges by lowering the RTC frequency. + */ +enum { + DIV1 = 1, + DIV32 = 32, + DIV512 = 512, + DIV512_32 = 16384 +}; + +static const char *const rtc_clk_src[] = { + "source0", + "source1", + "source2", + "source3" +}; + +struct rtc_priv { + struct rtc_device *rdev; + void __iomem *rtc_base; + struct clk *ipg; + struct clk *clk_src; + const struct rtc_soc_data *rtc_data; + u64 rtc_hz; + time64_t sleep_sec; + int irq; + u32 clk_src_idx; +}; + +struct rtc_soc_data { + u32 clk_div; + u32 reserved_clk_mask; +}; + +static const struct rtc_soc_data rtc_s32g2_data = { + .clk_div = DIV512_32, + .reserved_clk_mask = RTC_CLK_SRC1_RESERVED, +}; + +static irqreturn_t s32g_rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv = platform_get_drvdata(dev); + u32 status; + + status = readl(priv->rtc_base + RTCS_OFFSET); + + if (status & RTCS_APIF) { + writel(0x0, priv->rtc_base + APIVAL_OFFSET); + writel(status | RTCS_APIF, priv->rtc_base + RTCS_OFFSET); + } + + rtc_update_irq(priv->rdev, 1, RTC_IRQF | RTC_AF); + + return IRQ_HANDLED; +} + +/* + * The function is not really getting time from the RTC since the S32G RTC + * has several limitations. Thus, to setup alarm use system time. + */ +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + time64_t sec; + + if (check_add_overflow(ktime_get_real_seconds(), + priv->sleep_sec, &sec)) + return -ERANGE; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc, rtcs; + + rtcc = readl(priv->rtc_base + RTCC_OFFSET); + rtcs = readl(priv->rtc_base + RTCS_OFFSET); + + alrm->enabled = rtcc & RTCC_APIIE; + if (alrm->enabled) + alrm->pending = !(rtcs & RTCS_APIF); + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc; + + /* RTC API functionality is used both for triggering interrupts + * and as a wakeup event. Hence it should always be enabled. + */ + rtcc = readl(priv->rtc_base + RTCC_OFFSET); + rtcc |= RTCC_APIEN | RTCC_APIIE; + writel(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + unsigned long long cycles; + long long t_offset; + time64_t alrm_time; + u32 rtcs; + int ret; + + alrm_time = rtc_tm_to_time64(&alrm->time); + t_offset = alrm_time - ktime_get_real_seconds() - priv->sleep_sec; + if (t_offset < 0) + return -ERANGE; + + cycles = t_offset * priv->rtc_hz; + if (cycles > APIVAL_MAX_VAL) + return -ERANGE; + + /* APIVAL could have been reset from the IRQ handler. + * Hence, we wait in case there is a synchronization process. + */ + ret = read_poll_timeout(readl, rtcs, !(rtcs & RTCS_INV_API), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) + return ret; + + writel(cycles, priv->rtc_base + APIVAL_OFFSET); + + return read_poll_timeout(readl, rtcs, !(rtcs & RTCS_INV_API), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); +} + +/* + * Disable the 32-bit free running counter. + * This allows Clock Source and Divisors selection + * to be performed without causing synchronization issues. + */ +static void s32g_rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc = readl(priv->rtc_base + RTCC_OFFSET); + + rtcc &= ~RTCC_CNTEN; + writel(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void s32g_rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc = readl(priv->rtc_base + RTCC_OFFSET); + + rtcc |= RTCC_CNTEN; + writel(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int rtc_clk_src_setup(struct rtc_priv *priv) +{ + u32 rtcc; + + if (priv->rtc_data->reserved_clk_mask & (1 << priv->clk_src_idx)) + return -EOPNOTSUPP; + + rtcc = FIELD_PREP(RTCC_CLKSEL_MASK, priv->clk_src_idx); + + switch (priv->rtc_data->clk_div) { + case DIV512_32: + rtcc |= RTCC_DIV512EN; + rtcc |= RTCC_DIV32EN; + break; + case DIV512: + rtcc |= RTCC_DIV512EN; + break; + case DIV32: + rtcc |= RTCC_DIV32EN; + break; + case DIV1: + break; + default: + return -EINVAL; + } + + rtcc |= RTCC_APIEN | RTCC_APIIE; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + s32g_rtc_disable(priv); + writel(rtcc, priv->rtc_base + RTCC_OFFSET); + s32g_rtc_enable(priv); + + return 0; +} + +static const struct rtc_class_ops rtc_ops = { + .read_time = s32g_rtc_read_time, + .read_alarm = s32g_rtc_read_alarm, + .set_alarm = s32g_rtc_set_alarm, + .alarm_irq_enable = s32g_rtc_alarm_irq_enable, +}; + +static int rtc_clk_dts_setup(struct rtc_priv *priv, + struct device *dev) +{ + u32 i; + + priv->ipg = devm_clk_get_enabled(dev, "ipg"); + if (IS_ERR(priv->ipg)) + return dev_err_probe(dev, PTR_ERR(priv->ipg), + "Failed to get 'ipg' clock\n"); + + for (i = 0; i < ARRAY_SIZE(rtc_clk_src); i++) { + priv->clk_src = devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->clk_src)) { + priv->clk_src_idx = i; + break; + } + } + + if (IS_ERR(priv->clk_src)) + return dev_err_probe(dev, PTR_ERR(priv->clk_src), + "Failed to get rtc module clock source\n"); + + return 0; +} + +static int s32g_rtc_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rtc_priv *priv; + unsigned long rtc_hz; + int ret; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data = of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return PTR_ERR(priv->rtc_base); + + device_init_wakeup(dev, true); + + ret = rtc_clk_dts_setup(priv, dev); + if (ret) + return ret; + + priv->rdev = devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) + return PTR_ERR(priv->rdev); + + ret = rtc_clk_src_setup(priv); + if (ret) + return ret; + + priv->irq = platform_get_irq(pdev, 0); + if (priv->irq < 0) { + ret = priv->irq; + goto disable_rtc; + } + + rtc_hz = clk_get_rate(priv->clk_src); + if (!rtc_hz) { + dev_err(dev, "Failed to get RTC frequency\n"); + ret = -EINVAL; + goto disable_rtc; + } + + priv->rtc_hz = rtc_hz / priv->rtc_data->clk_div; + if (rtc_hz % priv->rtc_data->clk_div) + priv->rtc_hz++; + + platform_set_drvdata(pdev, priv); + priv->rdev->ops = &rtc_ops; + + ret = devm_request_irq(dev, priv->irq, + s32g_rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(dev, "Request interrupt %d failed, error: %d\n", + priv->irq, ret); + goto disable_rtc; + } + + ret = devm_rtc_register_device(priv->rdev); + if (ret) + goto disable_rtc; + + return 0; + +disable_rtc: + s32g_rtc_disable(priv); + return ret; +} + +static int s32g_rtc_suspend(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 apival = readl(priv->rtc_base + APIVAL_OFFSET); + + /* RTC registers are being reset in suspend. + * Thus store standby time. + */ + if (check_add_overflow(priv->sleep_sec, div64_u64(apival, priv->rtc_hz), + &priv->sleep_sec)) { + dev_warn(dev, "Overflow on sleep cycles occurred. Resetting to 0.\n"); + priv->sleep_sec = 0; + } + + return 0; +} + +static int s32g_rtc_resume(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + + return rtc_clk_src_setup(priv); +} + +static const struct of_device_id rtc_dt_ids[] = { + { .compatible = "nxp,s32g2-rtc", .data = &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static DEFINE_SIMPLE_DEV_PM_OPS(s32g_rtc_pm_ops, + s32g_rtc_suspend, s32g_rtc_resume); + +static struct platform_driver s32g_rtc_driver = { + .driver = { + .name = "s32g-rtc", + .pm = pm_sleep_ptr(&s32g_rtc_pm_ops), + .of_match_table = rtc_dt_ids, + }, + .probe = s32g_rtc_probe, +}; +module_platform_driver(s32g_rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL");