Series |
Intel SGX1 support
|
expand
-
[v19,RESEND,00/27] Intel SGX1 support
-
[v19,RESEND,01/27] x86/cpufeatures: Add Intel-defined SGX feature bit
-
[v19,RESEND,02/27] x86/cpufeatures: Add SGX sub-features (as Linux-defined bits)
-
[v19,RESEND,03/27] x86/msr: Add IA32_FEATURE_CONTROL.SGX_ENABLE definition
-
[v19,RESEND,04/27] x86/cpufeatures: Add Intel-defined SGX_LC feature bit
-
[v19,RESEND,05/27] x86/msr: Add SGX Launch Control MSR definitions
-
[v19,RESEND,06/27] x86/mm: x86/sgx: Add new 'PF_SGX' page fault error code bit
-
[v19,RESEND,07/27] x86/mm: x86/sgx: Signal SIGSEGV for userspace #PFs w/ PF_SGX
-
[v19,RESEND,08/27] x86/cpu/intel: Detect SGX support and update caps appropriately
-
[v19,RESEND,09/27] x86/sgx: Add ENCLS architectural error codes
-
[v19,RESEND,10/27] x86/sgx: Add SGX1 and SGX2 architectural data structures
-
[v19,RESEND,11/27] x86/sgx: Add definitions for SGX's CPUID leaf and variable sub-leafs
-
[v19,RESEND,12/27] x86/sgx: Enumerate and track EPC sections
-
[v19,RESEND,13/27] x86/sgx: Add wrappers for ENCLS leaf functions
-
[v19,RESEND,14/27] x86/sgx: Add functions to allocate and free EPC pages
-
[v19,RESEND,15/27] x86/sgx: Add sgx_einit() for initializing enclaves
-
[v19,RESEND,16/27] x86/sgx: Add the Linux SGX Enclave Driver
-
[v19,RESEND,17/27] x86/sgx: Add provisioning
-
[v19,RESEND,18/27] x86/sgx: Add swapping code to the core and SGX driver
-
[v19,RESEND,19/27] x86/sgx: ptrace() support for the SGX driver
-
[v19,RESEND,20/27] x86/vdso: Add support for exception fixup in vDSO functions
-
[v19,RESEND,21/27] x86/fault: Add helper function to sanitize error code
-
[v19,RESEND,22/27] x86/fault: Attempt to fixup unhandled #PF in vDSO before signaling
-
[v19,RESEND,23/27] x86/traps: Attempt to fixup exceptions in vDSO before signaling
-
[v19,RESEND,24/27] x86/vdso: Add __vdso_sgx_enter_enclave() to wrap SGX enclave transitions
-
[v19,RESEND,25/27] x86/sgx: SGX documentation
-
[v19,RESEND,26/27] selftests/x86: Add a selftest for SGX
-
[v19,RESEND,27/27] x86/sgx: Update MAINTAINERS
|