From patchwork Wed Nov 20 14:41:03 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexandre TORGUE X-Patchwork-Id: 11254015 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id EC1466C1 for ; Wed, 20 Nov 2019 14:41:31 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id BC27F21845 for ; Wed, 20 Nov 2019 14:41:31 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="oY0QAEWz"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=st.com header.i=@st.com header.b="eVUeeJjo" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org BC27F21845 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=st.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To :From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=S5qIXorHDrzkoyNBXtDejWKoLRT4mlEIkY1vXNb1ciY=; b=oY0QAEWzzOzopd R9Z4Vq6vxLZ/JHhS21eMdN4DlGCSpwengIm+wXbZCAlt8sj1bLH2PI2YnwEn2DI5/0YLR3qXdFTa8 +UpzqCXWQNLbec4H3/BRD8J5fRV1H7C+w2BdGu7SsEpQYlZp/rQADm2eXXssMi5Ds9rDO+Te7HVNv 0/cU58EWHcgeBOjtsEhxnQOOaXocgLtm8kf1B7ibrhDE7GrzLs4aU1agymu/tlqrhimVZlRbQfpYK YbyWxW9Ly5m+b1e0lUUIO4vY6E/Nw/hezwd/BRxRjehLsvbW7ifNlsGhAMU7Bv3W3wpzL2St/aA4h tnXrH744Nxaj44c0ygBg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1iXRAa-0005hD-LT; Wed, 20 Nov 2019 14:41:24 +0000 Received: from mx08-00178001.pphosted.com ([91.207.212.93] helo=mx07-00178001.pphosted.com) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1iXRAW-0005f6-RU for linux-arm-kernel@lists.infradead.org; Wed, 20 Nov 2019 14:41:22 +0000 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id xAKEbSIp013729; Wed, 20 Nov 2019 15:41:12 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=STMicroelectronics; bh=3MWRZoNQW6NvMtgqGH/E+ItGRfzo79zhMRPs9a8JyAI=; b=eVUeeJjoxT5BdFlIGtFkk+WoCeJt2zWo+It4cnAUWYWu2yI6F9iP9KyK9opca4tVtC1S 83aWypYGaKkXItKp5BfZyBZ/jor1vDsvqkKh75LUCGIMtolIQ1bCWoD2JRg2eVtG0hl9 P84oreGkkTaX+pNx7tfuFkzAmWtx0MkC/+WWxmarBOMekfwSQMxJPuouw6duH9NoubAj Dkco5m7pCe6DbgagMO+wZJkVZOHIyvSP3PzoUA26RKHqfChRTn1mLifCT5U//E6zeb09 fkMFHt7/3kr27oDAQIOqP9o0qrPTRmvtqauJR9pp2yDorf18NpXshq4xDomAXack0/D/ QQ== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2wa9up6hy2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 20 Nov 2019 15:41:12 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 63F6C10002A; Wed, 20 Nov 2019 15:41:11 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 327B82BE22E; Wed, 20 Nov 2019 15:41:11 +0100 (CET) Received: from localhost (10.75.127.45) by SFHDAG3NODE2.st.com (10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 20 Nov 2019 15:41:10 +0100 From: Alexandre Torgue To: Maxime Coquelin , , , Subject: [PATCH 0/6] STM32 DT: Updates for SOC diversity Date: Wed, 20 Nov 2019 15:41:03 +0100 Message-ID: <20191120144109.25321-1-alexandre.torgue@st.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-Originating-IP: [10.75.127.45] X-ClientProxiedBy: SFHDAG6NODE2.st.com (10.75.127.17) To SFHDAG3NODE2.st.com (10.75.127.8) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,18.0.572 definitions=2019-11-20_04:2019-11-15,2019-11-20 signatures=0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20191120_064121_354822_F60B38ED X-CRM114-Status: GOOD ( 13.50 ) X-Spam-Score: -0.9 (/) X-Spam-Report: SpamAssassin version 3.4.2 on bombadil.infradead.org summary: Content analysis details: (-0.9 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at https://www.dnswl.org/, low trust [91.207.212.93 listed in list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Alexandre Torgue , linux-kernel@vger.kernel.org, Manivannan Sadhasivam , linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org This series updates stm32mp device tree files in order to handle the STM32MP15 part numbers diversity. STM32MP15 part numbers are built in this way: -STM32MP15X: X = [1, 3, 7] for IPs diversity: -STM32MP151 = basic part -STM32MP153 = STM32MP153 + a second CPU A7 + MCAN(x2) -STM32MP157 = STM32MP153 + DSI + GPU -STMM32MP15xY: Y = [a, c] for security diversity: -STM32MP15xA: basic part. -STM32MP15xC: adds crypto IP. -STM32MP15xxZZ: ZZ = [aa, ab, ac, ad] for packages (IO) diversity: -STM32MP15xxAA: TFBGA448 18x18 -STM32MP15xxAB: LFBGA354 16x16 -STM32MP15xxAC: TFBGA361 12x12 -STM32MP15xxAD: TFBGA257 10x10 New device tree files are created and some existing are renamed to match with this split. In this way it is easy to assemble (by inclusion) those files to match with the SOC partnumber used on board, and then it's simpler for users to create their own device tree board file using the correct SOC. For more details: See STM32MP151 [1], STM32MP153 [2], STM32MP157 [3] reference manuals: [1] https://www.st.com/resource/en/reference_manual/dm00366349.pdf [2] https://www.st.com/resource/en/reference_manual/dm00366355.pdf [3] https://www.st.com/resource/en/reference_manual/dm00327659.pdf Product family: https://www.st.com/en/microcontrollers-microprocessors/stm32-arm-cortex-mpus.html#products regards Alex Alexandre Torgue (6): ARM: dts: stm32: Adapt stm32mp157 pinctrl to manage STM32MP15xx SOCs family ARM: dts: stm32: Update stm32mp157 pinctrl files ARM: dts: stm32: Introduce new STM32MP15 SOCs: STM32MP151 and STM32MP153 ARM: dts: stm32: Manage security diversity for STM32M15x SOCs ARM: dts: stm32: Adapt STM32MP157 DK boards to stm32 DT diversity ARM: dts: stm32: Adapt STM32MP157C ED1 board to STM32 DT diversity arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 1087 +++++++++++++++ .../dts/{stm32mp157c.dtsi => stm32mp151.dtsi} | 218 ++- arch/arm/boot/dts/stm32mp153.dtsi | 45 + arch/arm/boot/dts/stm32mp157-pinctrl.dtsi | 1240 ----------------- arch/arm/boot/dts/stm32mp157.dtsi | 31 + arch/arm/boot/dts/stm32mp157a-avenger96.dts | 5 +- arch/arm/boot/dts/stm32mp157a-dk1.dts | 604 +------- arch/arm/boot/dts/stm32mp157c-dk2.dts | 6 +- arch/arm/boot/dts/stm32mp157c-ed1.dts | 6 +- arch/arm/boot/dts/stm32mp157xaa-pinctrl.dtsi | 90 -- arch/arm/boot/dts/stm32mp157xab-pinctrl.dtsi | 62 - arch/arm/boot/dts/stm32mp157xac-pinctrl.dtsi | 78 -- arch/arm/boot/dts/stm32mp157xad-pinctrl.dtsi | 62 - arch/arm/boot/dts/stm32mp15xc.dtsi | 18 + arch/arm/boot/dts/stm32mp15xx-dkx.dtsi | 606 ++++++++ arch/arm/boot/dts/stm32mp15xxaa-pinctrl.dtsi | 85 ++ arch/arm/boot/dts/stm32mp15xxab-pinctrl.dtsi | 57 + arch/arm/boot/dts/stm32mp15xxac-pinctrl.dtsi | 73 + arch/arm/boot/dts/stm32mp15xxad-pinctrl.dtsi | 57 + 19 files changed, 2232 insertions(+), 2198 deletions(-) create mode 100644 arch/arm/boot/dts/stm32mp15-pinctrl.dtsi rename arch/arm/boot/dts/{stm32mp157c.dtsi => stm32mp151.dtsi} (91%) create mode 100644 arch/arm/boot/dts/stm32mp153.dtsi delete mode 100644 arch/arm/boot/dts/stm32mp157-pinctrl.dtsi create mode 100644 arch/arm/boot/dts/stm32mp157.dtsi delete mode 100644 arch/arm/boot/dts/stm32mp157xaa-pinctrl.dtsi delete mode 100644 arch/arm/boot/dts/stm32mp157xab-pinctrl.dtsi delete mode 100644 arch/arm/boot/dts/stm32mp157xac-pinctrl.dtsi delete mode 100644 arch/arm/boot/dts/stm32mp157xad-pinctrl.dtsi create mode 100644 arch/arm/boot/dts/stm32mp15xc.dtsi create mode 100644 arch/arm/boot/dts/stm32mp15xx-dkx.dtsi create mode 100644 arch/arm/boot/dts/stm32mp15xxaa-pinctrl.dtsi create mode 100644 arch/arm/boot/dts/stm32mp15xxab-pinctrl.dtsi create mode 100644 arch/arm/boot/dts/stm32mp15xxac-pinctrl.dtsi create mode 100644 arch/arm/boot/dts/stm32mp15xxad-pinctrl.dtsi