From patchwork Wed Jan 20 08:19:18 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12031655 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E5F71C433E0 for ; Wed, 20 Jan 2021 08:21:35 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 86B3E2313A for ; Wed, 20 Jan 2021 08:21:35 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 86B3E2313A Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=svoPAEMHUBilhY/gZ6Ir7tzYIZjBg9epIO7gy4BobOI=; b=jkijkk4QcO8hzX7qrqPifhg5ob jLQNwiOlcphHudiWSQa3Y+yQxqkkGHWsIzYvMUA+UBot7H82oC/2qxP3P67d07ukXQn/4DUCooxda sOgprY6U7kedwVVM+oqotuvbE4A1O7ZsCK1fnelvuC6OeKG4htDka7LyD42EChv6tl/QBZ0lhxWI0 7g+O62pXsCuUxwhvRcm0rmnrKpYPfwhj+t0lBfkP8WUwkSsXbC8ECSgSkecW+shiZ9ziICLoiHcMf pPVOxGAgP14vBxLEtsnwSwtOMP1FU/FQNlesQ2Mu6MQbkIvr7zc6jiokUtE6PBklm6WupuSeiXdXC Z7Q/sG+g==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l28iG-00020I-Bj; Wed, 20 Jan 2021 08:19:36 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l28iD-0001zI-AO for linux-arm-kernel@lists.infradead.org; Wed, 20 Jan 2021 08:19:34 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1611130774; x=1642666774; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=Qy4YGPgtKsgIbGN4KY0kms4H3gLMY2uz1QkKByYiaew=; b=wViAZ0t8ix4sB13PV483I3sQeFa9huxyYxTeE0B1cEJm5f5Sh80SOuFK NVdTLmr9dOMzTDGRZJQg4HlF7kmu5qsQpxpxsnif45ZoyWPKivXMXto6R /DwPznUPC0zYluurJ82bTF7YhOeZGNhaYPKFYdk6Zk+xD8zr2CkQOhOXY DZs6KDnn2smUkI3AfnqfNEa1mkn5Kw98XoOy2SUSelLYvi4Mlk/asRb4Q 1RofBfA/ADj6xNSO1PHmDaxmch1JdylhJGA+PbMhutvXdtqhmkFCd8wqN JIDwx7+cE6CiNY3mnIAWz/NFrn+F0eYRg7URWFBVdqzjadVoCid00cth7 Q==; IronPort-SDR: sh498HeuxQp8tKuQQ1BX0gAxT/1c3Pa/nlqBJOtK202E6CnE1H+g4OESP28Ez6naLhUXLRXELi YgwnTGDwjQUzATmjixYwyyHF9reGntCchPPkak55g4Wv7KcgFiVElb2utjeAh6Ug+wvf1Mgbna 1iW3hzVdgZMKstE5mKOGUFyaN9EoMy8T/9ENpC0mc+FBVmt3JdGJ9wdeSzWgRUO2LYVUeUASS4 MITiMYqWKTIzeHLXhD62MiCfX7iJ+7TrazDMPHiQVST64qlo+X/l2ORl0dZlAYxRsLF+iDrwNH rMc= X-IronPort-AV: E=Sophos;i="5.79,360,1602572400"; d="scan'208";a="106072377" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Jan 2021 01:19:30 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Wed, 20 Jan 2021 01:19:29 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Wed, 20 Jan 2021 01:19:27 -0700 From: Steen Hegelund To: Philipp Zabel Subject: [PATCH v4 0/3] Adding the Sparx5 Switch Reset Driver Date: Wed, 20 Jan 2021 09:19:18 +0100 Message-ID: <20210120081921.3315847-1-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210120_031933_561911_0E648E6C X-CRM114-Status: GOOD ( 13.45 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This series provides the Microchip Sparx5 Switch Reset Driver The Sparx5 Switch SoC has a number of components that can be reset individually, but at least the Switch Core needs to be in a well defined state at power on, when any of the Sparx5 drivers starts to access the Switch Core, this reset driver is available. The reset driver is loaded early via the postcore_initcall interface, and will then be available for the other Sparx5 drivers (SGPIO, SwitchDev etc) that are loaded next, and the first of them to be loaded can perform the one-time Switch Core reset that is needed. The driver has protection so that the system busses, DDR controller, PCI-E and ARM A53 CPU and a few other subsystems are not touched by the reset. The Sparx5 Chip Register Model can be browsed at this location: https://github.com/microchip-ung/sparx-5_reginfo History: v3 -> v4 Added commit message descriptions v2 -> v3 Removed unused headers Renamed the reset controller dev member. Use regmap_read_poll_timeout instead of polling a function. Used two separate syscon entries in the binding Simplified the syscon error handling. Simplified the devm_reset_controller_register error handling. Moved the contents of the mchp_sparx5_reset_config function into the probe function. v1 -> v2 Removed debug prints Changed the error handling to save the error code before jumping. Steen Hegelund (3): dt-bindings: reset: microchip sparx5 reset driver bindings reset: mchp: sparx5: add switch reset driver arm64: dts: reset: add microchip sparx5 switch reset driver .../bindings/reset/microchip,rst.yaml | 59 +++++++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 14 +- drivers/reset/Kconfig | 8 ++ drivers/reset/Makefile | 1 + drivers/reset/reset-microchip-sparx5.c | 120 ++++++++++++++++++ 5 files changed, 199 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml create mode 100644 drivers/reset/reset-microchip-sparx5.c