From patchwork Tue Mar 16 09:08:36 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12141505 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1AB3EC433E0 for ; Tue, 16 Mar 2021 09:10:46 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 918B365006 for ; Tue, 16 Mar 2021 09:10:45 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 918B365006 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=sIf90HgIpQ3VqjStqAH4y6XO5a4R+Jug0PVxDYXFxZM=; b=SUoZmO3pVfnBW185tSzYE0/aP6 2cuA1b/7iCp2zHc2Ao6mHqpGjYvgvNBppYexbL1hAvQP4HXD+33KOMoCEnxEioNMcpC1lMGtQ/3tK Uj78ttpne9YRJOz1oH1UUKr+Pfp9fODiyebqOxAeIfbF5wSdU7IyzF9nIzdx0o5V54OOdRGoZat3B EfBE+BsKxwxVns5D7OVfhRTYAdwxmvF8a/zS6xLJLc09TCt3eENNd+fOUYH+SFL78CLs4zBp1BdQS RKVgrZkmI0jl6k231Nxc7xZxkB5rQGQkCU0EueCPVTrZX72d+0JwCBggaLCu7KfQvct1iQ0sqxt2j bC2lvGpw==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lM5hb-000DMp-8w; Tue, 16 Mar 2021 09:09:23 +0000 Received: from esa.microchip.iphmx.com ([68.232.154.123]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lM5hD-000DHp-Qo for linux-arm-kernel@lists.infradead.org; Tue, 16 Mar 2021 09:09:02 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1615885740; x=1647421740; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=OyawPMIxe+sTstl1UV+T58ODa1GXRyNduN1DSdXwEeo=; b=FN1ODoyoILDSD/18Xpdwt8KTjqikMBEMLChjJsvK1BTnN824HCeXNSnp IcBo60ouZ23JyBN+NIH8iO07lR5TsZOqGo6n+2lC6akydZX6RolMGiKLC yXXbyCb03kq71aBFf900aand0V7alYRoKVgg8PhtwhMHiRQolY/9IsFcK cmZxcRduti64q6MuMA6qjC/ZQOskncNr7OeN96AUQ/5g/6pD/urvd65kQ L6ZbYYGpSyqya8dqU4gUNWsmAektu3jC1pYJM3e979om61lY3UMbFf8PU 5VFK2thhd+ScTA6WXTEQ2Wk1M+eo+Ij3QogdKz2tsZjGyZfxozqJ7uRB7 Q==; IronPort-SDR: 1iKmoQ1rEuYlRHZlj7N2yEwcgWlAWMCJDLAPlsOxzLAXY03JfRd4F2kEiMxPt7CsxZGLbx8BUR OzfmSAoZ12P4Wh6EDJGmx+UQNNJXAtSC7GaZAuIkDu/5jFUcOSmboa3lGAckOP0MWMd4cD72HU BpFAaYzLmWqa3z37r34cnBT++y7mHw1cpRdkMUmPCIE45KabqJrfVn3FMrGyTYakvl6mjfyWAA zQ6keHduqKuOt+mQkw7kCUGMVWEN0rkJGMNDkDrPwfiXXavHgJBUI/hej5IG2yBDYQvHJgEwiT U0g= X-IronPort-AV: E=Sophos;i="5.81,251,1610434800"; d="scan'208";a="110146014" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 16 Mar 2021 02:08:55 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Tue, 16 Mar 2021 02:08:49 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Tue, 16 Mar 2021 02:08:47 -0700 From: Steen Hegelund To: Philipp Zabel CC: Steen Hegelund , Andrew Lunn , Microchip Linux Driver Support , Alexandre Belloni , Gregory Clement , , Subject: [PATCH v8 0/3] Adding the Sparx5 Switch Reset Driver Date: Tue, 16 Mar 2021 10:08:36 +0100 Message-ID: <20210316090839.3207930-1-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210316_090901_042652_A726BB74 X-CRM114-Status: GOOD ( 16.53 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This series provides the Microchip Sparx5 Switch Reset Driver The Sparx5 Switch SoC has a number of components that can be reset individually, but at least the Switch Core needs to be in a well defined state at power on, when any of the Sparx5 drivers starts to access the Switch Core, this reset driver is available. The reset driver is loaded early via the postcore_initcall interface, and will then be available for the other Sparx5 drivers (SGPIO, SwitchDev etc) that are loaded next, and the first of them to be loaded can perform the one-time Switch Core reset that is needed. The driver has protection so that the system busses, DDR controller, PCI-E and ARM A53 CPU and a few other subsystems are not touched by the reset. Sparx5 will no longer use the existing Ocelot chip reset driver, but use this new switch reset driver as it has the reset controller interface that allows the first client to perform the reset on behalf of all the Sparx5 component drivers. The Sparx5 Chip Register Model can be browsed at this location: https://github.com/microchip-ung/sparx-5_reginfo and the datasheet is available here: https://ww1.microchip.com/downloads/en/DeviceDoc/SparX-5_Family_L2L3_Enterprise_10G_Ethernet_Switches_Datasheet_00003822B.pdf History: v7 -> v8 Updated the commit descriptions to explain the change from using the existing Ocelot chip reset driver to use a new switch reset driver. v6 -> v7 Use devm_platform_get_and_ioremap_resource to get the IO range. Rebase on v5.12-rc1 v5 -> v6 Using the existing CPU syscon for reset protection and add a small IO range for the GCB Reset Register. v4 -> v5 Changed the two syscons into IO ranges and updated the bindings to reflect this change. v3 -> v4 Added commit message descriptions v2 -> v3 Removed unused headers Renamed the reset controller dev member. Use regmap_read_poll_timeout instead of polling a function. Used two separate syscon entries in the binding Simplified the syscon error handling. Simplified the devm_reset_controller_register error handling. Moved the contents of the mchp_sparx5_reset_config function into the probe function. v1 -> v2 Removed debug prints Changed the error handling to save the error code before jumping. Steen Hegelund (3): dt-bindings: reset: microchip sparx5 reset driver bindings reset: mchp: sparx5: add switch reset driver arm64: dts: reset: add microchip sparx5 switch reset driver .../bindings/reset/microchip,rst.yaml | 58 +++++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 7 +- drivers/reset/Kconfig | 8 + drivers/reset/Makefile | 1 + drivers/reset/reset-microchip-sparx5.c | 146 ++++++++++++++++++ 5 files changed, 218 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml create mode 100644 drivers/reset/reset-microchip-sparx5.c