From patchwork Sat Sep 6 00:25:42 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Inamdar X-Patchwork-Id: 4856691 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork1.web.kernel.org (Postfix) with ESMTP id F194D9F9DF for ; Sat, 6 Sep 2014 00:29:04 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 1F3A12018B for ; Sat, 6 Sep 2014 00:29:04 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7ADD12020E for ; Sat, 6 Sep 2014 00:29:02 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1XQ3ph-0000tz-Ud; Sat, 06 Sep 2014 00:26:25 +0000 Received: from exprod5og120.obsmtp.com ([64.18.0.137]) by bombadil.infradead.org with smtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1XQ3pI-0000he-4o for linux-arm-kernel@lists.infradead.org; Sat, 06 Sep 2014 00:26:00 +0000 Received: from mail-pd0-f170.google.com ([209.85.192.170]) (using TLSv1) by exprod5ob120.postini.com ([64.18.4.12]) with SMTP ID DSNKVApUg/KOzhKRZnLvdkDYpl9slQ+n6YBR@postini.com; Fri, 05 Sep 2014 17:26:00 PDT Received: by mail-pd0-f170.google.com with SMTP id r10so16724230pdi.1 for ; Fri, 05 Sep 2014 17:25:39 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ZddbfuopI4vfjPk24+dBATF2xwq5Hu2Ub/8xbbn7xnM=; b=lTWzrF9GbUKbNbPkGgbr7EZIAS+CQRsOqOv62Q4miT1CmX/MMn7c6KtJ5kN861/PqP 8MgqUcRcsMwTJRTZmyjdw8t91fVWqTsUfamv9pd5p2RjpCwT7sJpfvf7gLPYUJ93Gee6 FwoZ+itEuKFQQNWDLedW5PvkPsReA3ZYquUXiq2ZPEJ2Dy7FKePcq7MjQchPg4Gsjh5D EJ9063JATitQ8x+RK39I7Cs7gfN436shBgMc8jpHBdskehfD+mO3U8ct8os1J1dsPSeb Kfna0zbUxL/SPc3eIkDtGbrHDG241WrbjwCviFVhkVawiPGOxm2D7R16la7578ZxiDmq e0gw== X-Gm-Message-State: ALoCoQndgmPvZqoOPy0DoB0ZY/HNHBDI9DMGu9n690myWhO/KF2aOKvDM00xEj30IK2p3JogH7d6UopeSsddbviAm/RJnkS0uW7eXJghXp+FxaSXc5UobuSvFsbb6Dz/WkqGHzaW+vcqQ587/gR90htzpmqWKM/IuZ9SJqNG4haeRZO/G9D9W1Q= X-Received: by 10.66.145.167 with SMTP id sv7mr26235725pab.5.1409963138998; Fri, 05 Sep 2014 17:25:38 -0700 (PDT) X-Received: by 10.66.145.167 with SMTP id sv7mr26235715pab.5.1409963138910; Fri, 05 Sep 2014 17:25:38 -0700 (PDT) Received: from svdclab-13-11.amcc.com (67-207-112-226.static.wiline.com. [67.207.112.226]) by mx.google.com with ESMTPSA id t4sm2752101pdm.3.2014.09.05.17.25.37 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 05 Sep 2014 17:25:38 -0700 (PDT) From: Tanmay Inamdar To: Bjorn Helgaas , Arnd Bergmann , Jason Gunthorpe , Grant Likely , Rob Herring , Catalin Marinas , Rob Landley , Liviu Dudau Subject: [PATCH v6 3/4] dt-bindings: pci: xgene pcie device tree bindings Date: Fri, 5 Sep 2014 17:25:42 -0700 Message-Id: <1409963143-11951-4-git-send-email-tinamdar@apm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1409963143-11951-1-git-send-email-tinamdar@apm.com> References: <1409963143-11951-1-git-send-email-tinamdar@apm.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20140905_172600_230716_ADADDF8F X-CRM114-Status: GOOD ( 10.39 ) X-Spam-Score: -2.5 (--) Cc: devicetree@vger.kernel.org, linux-doc@vger.kernel.org, linux-pci@vger.kernel.org, patches@apm.com, linux-kernel@vger.kernel.org, Tanmay Inamdar , jcm@redhat.com, linux-arm-kernel@lists.infradead.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-3.6 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds the bindings for X-Gene PCIe driver. The driver resides under 'drivers/pci/host/pci-xgene.c' file. Signed-off-by: Tanmay Inamdar --- .../devicetree/bindings/pci/xgene-pci.txt | 55 ++++++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/xgene-pci.txt diff --git a/Documentation/devicetree/bindings/pci/xgene-pci.txt b/Documentation/devicetree/bindings/pci/xgene-pci.txt new file mode 100644 index 0000000..683a253 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/xgene-pci.txt @@ -0,0 +1,55 @@ +* AppliedMicro X-Gene PCIe interface + +Required properties: +- device_type: set to "pci" +- compatible: should contain "apm,xgene-pcie" to identify the core. +- reg: A list of physical base address and length for each set of controller + registers. Must contain an entry for each entry in the reg-names + property. +- reg-names: Must include the following entries: + "csr": controller configuration registers. + "cfg": pcie configuration space registers. +- #address-cells: set to <3> +- #size-cells: set to <2> +- ranges: ranges for the outbound memory, I/O regions. +- dma-ranges: ranges for the inbound memory regions. +- #interrupt-cells: set to <1> +- interrupt-map-mask and interrupt-map: standard PCI properties + to define the mapping of the PCIe interface to interrupt + numbers. +- clocks: from common clock binding: handle to pci clock. + +Optional properties: +- status: Either "ok" or "disabled". + +Example: + +SoC specific DT Entry: + + pcie0: pcie@1f2b0000 { + status = "disabled"; + device_type = "pci"; + compatible = "apm,xgene-storm-pcie", "apm,xgene-pcie"; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + reg = < 0x00 0x1f2b0000 0x0 0x00010000 /* Controller registers */ + 0xe0 0xd0000000 0x0 0x00040000>; /* PCI config space */ + reg-names = "csr", "cfg"; + ranges = <0x01000000 0x00 0x00000000 0xe0 0x10000000 0x00 0x00010000 /* io */ + 0x02000000 0x00 0x80000000 0xe1 0x80000000 0x00 0x80000000>; /* mem */ + dma-ranges = <0x42000000 0x80 0x00000000 0x80 0x00000000 0x00 0x80000000 + 0x42000000 0x00 0x00000000 0x00 0x00000000 0x80 0x00000000>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0xc2 0x1 + 0x0 0x0 0x0 0x2 &gic 0x0 0xc3 0x1 + 0x0 0x0 0x0 0x3 &gic 0x0 0xc4 0x1 + 0x0 0x0 0x0 0x4 &gic 0x0 0xc5 0x1>; + clocks = <&pcie0clk 0>; + }; + + +Board specific DT Entry: + &pcie0 { + status = "ok"; + };