From patchwork Fri Sep 26 21:08:26 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Inamdar X-Patchwork-Id: 4987741 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 0AA1EBEEA6 for ; Fri, 26 Sep 2014 21:12:03 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 2E9E22021B for ; Fri, 26 Sep 2014 21:12:02 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5116320204 for ; Fri, 26 Sep 2014 21:12:01 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1XXclm-0003SR-09; Fri, 26 Sep 2014 21:09:38 +0000 Received: from exprod5og108.obsmtp.com ([64.18.0.186]) by bombadil.infradead.org with smtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1XXclG-0002y0-CW for linux-arm-kernel@lists.infradead.org; Fri, 26 Sep 2014 21:09:07 +0000 Received: from mail-pd0-f172.google.com ([209.85.192.172]) (using TLSv1) by exprod5ob108.postini.com ([64.18.4.12]) with SMTP ID DSNKVCXV3dAQLrWPKkn5NrmnXGj3xk/DTNFy@postini.com; Fri, 26 Sep 2014 14:09:06 PDT Received: by mail-pd0-f172.google.com with SMTP id g10so1702230pdj.31 for ; Fri, 26 Sep 2014 14:08:45 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=37qvTMjSQJjn0gulSwact06xiNyiH5AsaB6O03ycxTI=; b=hAKM4RlN7qXVwNH334Ske5F7flcy7RfKBAuxOnFO8z9Hnp84dCKKpyA2N8MUiypSsN yN6vRSz45wac6SbWJVo4HiuB0qZQcZfdNAH+eKvhrwy2oOOhymNWNLvlNRWkTKoASi+J ONl6aES0Xb8oPNx4oASY/LFheSKjDYuxySISYoQD/ovxH9tRtOEr8+Qx+ERXasX6EERo AuNPTy5P4U1iIVJTdphWIicCi5W9ybvdPguyco/IgM++03YJGD432u0kZLRrHexMeT5q qdawtfQHi08PsGGvtUOoW1NUerbuJqX4Cu+JS3DjC/vynyPi0TrMI0CGUGpLIAP5aNdA hhlQ== X-Gm-Message-State: ALoCoQk2IE4e9Lz7D/k42idCoBzTxQlXBh7E1VGRRGZ7gm3tgiQRw3llzNispomiZoUs2vYn8rYHRAjy1IVCLCG7rh4yDu280Dss4McZ3G6EQozTFKR120/zwUPDP2Qi98TEKsfC+4x/2omCgrp1Ue8ax3Kyx1AxazFY7Z5OYLheLFpAxTrLDC8= X-Received: by 10.68.209.169 with SMTP id mn9mr35283416pbc.37.1411765725157; Fri, 26 Sep 2014 14:08:45 -0700 (PDT) X-Received: by 10.68.209.169 with SMTP id mn9mr35283381pbc.37.1411765724966; Fri, 26 Sep 2014 14:08:44 -0700 (PDT) Received: from svdclab-13-11.amcc.com (67-207-112-226.static.wiline.com. [67.207.112.226]) by mx.google.com with ESMTPSA id ve10sm5720944pbc.65.2014.09.26.14.08.42 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 26 Sep 2014 14:08:43 -0700 (PDT) From: Tanmay Inamdar To: Bjorn Helgaas , Arnd Bergmann , Jason Gunthorpe , Grant Likely , Rob Herring , Catalin Marinas , Rob Landley , Liviu Dudau Subject: [PATCH v10 3/4] dt-bindings: pci: xgene pcie device tree bindings Date: Fri, 26 Sep 2014 14:08:26 -0700 Message-Id: <1411765707-28822-4-git-send-email-tinamdar@apm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1411765707-28822-1-git-send-email-tinamdar@apm.com> References: <1411765707-28822-1-git-send-email-tinamdar@apm.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20140926_140906_466953_ADD88A37 X-CRM114-Status: GOOD ( 10.84 ) X-Spam-Score: -2.3 (--) Cc: devicetree@vger.kernel.org, linux-doc@vger.kernel.org, linux-pci@vger.kernel.org, patches@apm.com, linux-kernel@vger.kernel.org, Tanmay Inamdar , jcm@redhat.com, linux-arm-kernel@lists.infradead.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds the bindings for X-Gene PCIe driver. The driver resides under 'drivers/pci/host/pci-xgene.c' file. Signed-off-by: Tanmay Inamdar --- .../devicetree/bindings/pci/xgene-pci.txt | 57 ++++++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/xgene-pci.txt diff --git a/Documentation/devicetree/bindings/pci/xgene-pci.txt b/Documentation/devicetree/bindings/pci/xgene-pci.txt new file mode 100644 index 0000000..1070b06 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/xgene-pci.txt @@ -0,0 +1,57 @@ +* AppliedMicro X-Gene PCIe interface + +Required properties: +- device_type: set to "pci" +- compatible: should contain "apm,xgene-pcie" to identify the core. +- reg: A list of physical base address and length for each set of controller + registers. Must contain an entry for each entry in the reg-names + property. +- reg-names: Must include the following entries: + "csr": controller configuration registers. + "cfg": pcie configuration space registers. +- #address-cells: set to <3> +- #size-cells: set to <2> +- ranges: ranges for the outbound memory, I/O regions. +- dma-ranges: ranges for the inbound memory regions. +- #interrupt-cells: set to <1> +- interrupt-map-mask and interrupt-map: standard PCI properties + to define the mapping of the PCIe interface to interrupt + numbers. +- clocks: from common clock binding: handle to pci clock. + +Optional properties: +- status: Either "ok" or "disabled". +- dma-coherent: Present if dma operations are coherent + +Example: + +SoC specific DT Entry: + + pcie0: pcie@1f2b0000 { + status = "disabled"; + device_type = "pci"; + compatible = "apm,xgene-storm-pcie", "apm,xgene-pcie"; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + reg = < 0x00 0x1f2b0000 0x0 0x00010000 /* Controller registers */ + 0xe0 0xd0000000 0x0 0x00040000>; /* PCI config space */ + reg-names = "csr", "cfg"; + ranges = <0x01000000 0x00 0x00000000 0xe0 0x10000000 0x00 0x00010000 /* io */ + 0x02000000 0x00 0x80000000 0xe1 0x80000000 0x00 0x80000000>; /* mem */ + dma-ranges = <0x42000000 0x80 0x00000000 0x80 0x00000000 0x00 0x80000000 + 0x42000000 0x00 0x00000000 0x00 0x00000000 0x80 0x00000000>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0xc2 0x1 + 0x0 0x0 0x0 0x2 &gic 0x0 0xc3 0x1 + 0x0 0x0 0x0 0x3 &gic 0x0 0xc4 0x1 + 0x0 0x0 0x0 0x4 &gic 0x0 0xc5 0x1>; + dma-coherent; + clocks = <&pcie0clk 0>; + }; + + +Board specific DT Entry: + &pcie0 { + status = "ok"; + };