From patchwork Fri Apr 17 23:49:07 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 6236031 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 733079F2EC for ; Fri, 17 Apr 2015 23:53:17 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id A7BC420397 for ; Fri, 17 Apr 2015 23:53:16 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C363120394 for ; Fri, 17 Apr 2015 23:53:15 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1YjG2R-0007dV-9l; Fri, 17 Apr 2015 23:51:11 +0000 Received: from mail-pd0-f176.google.com ([209.85.192.176]) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1YjG1D-0005yN-Lo for linux-arm-kernel@lists.infradead.org; Fri, 17 Apr 2015 23:49:56 +0000 Received: by pdbnk13 with SMTP id nk13so142841659pdb.0 for ; Fri, 17 Apr 2015 16:49:34 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=qhO8dpoCC59ckh1ScL2ifSZf4vKazRKycR476A3E4vE=; b=fyf3Ra6hb8h6bjoH0AZ/pT5Rxw98F3zBXanCdVsn8iG63L+CYbd0fU3RyoegOj5UlW qRNoU1gH+DRBtjAZSCJQlAHPRT2pwLj5ARJTxo7XwsJLrZ4KXMxX/SzeBV1sIRyX9KTQ FTXpS12+ev5dqrRL0khM8vFODXApJEjpOTCpWJfY1v+z4FKinl1mZdi8eCxBWp49DOQg JX+dGKRKSdPckRW67nuSAwaMUK9s0Zq5r9C/r0xD18/8wuJatBFe74Z423LYeo2tsB2I aOVH8TLCN52wAWk3KJkkZuwQPzxvgNyuj+5TAIAGgcXsv2uNen0C/HL1DWlIYgw4Ai5m lPXg== X-Gm-Message-State: ALoCoQkgCUk2uoFlG5LqQ4RlLlMtJLc3Pv2TCishEAwJ1EPUl4y1ntKR18pDYrcx8j/ppm3PY81/ X-Received: by 10.68.198.65 with SMTP id ja1mr9426856pbc.143.1429314574484; Fri, 17 Apr 2015 16:49:34 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id hv7sm11157144pdb.86.2015.04.17.16.49.30 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 17 Apr 2015 16:49:33 -0700 (PDT) From: Lina Iyer To: arnd@arndb.de, catalin.marinas@arm.com, mark.rutland@arm.com, Will.Deacon@arm.com, lorenzo.pieralisi@arm.com Subject: [PATCH RFC 5/7] arm64: dts: Add power-controller device bindings for QCOM 8916 SoC Date: Fri, 17 Apr 2015 17:49:07 -0600 Message-Id: <1429314549-6730-6-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1429314549-6730-1-git-send-email-lina.iyer@linaro.org> References: <1429314549-6730-1-git-send-email-lina.iyer@linaro.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20150417_164955_796786_EEF82704 X-CRM114-Status: UNSURE ( 6.41 ) X-CRM114-Notice: Please train this message. X-Spam-Score: -0.7 (/) Cc: khilman@linaro.org, mlocke@codeaurora.org, linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org, daniel.lezcano@linaro.org, sboyd@codeaurora.org, msivasub@codeaurora.org, bryanh@codeaurora.org, Lina Iyer , galak@codeaurora.org, linux-arm-kernel@lists.infradead.org, agross@codeaurora.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP CPUs on the MSM8916 SoC has a power controller for each cpu that aids in regualting power during active and idle usecase. Add SAW device bindings for each cpu and L2. Signed-off-by: Lina Iyer --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index ac4b3e5..a3232be 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -51,6 +51,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc0>; next-level-cache = <&L2_0>; + qcom,saw = <&saw0>; L2_0: l2-cache { compatible = "arm,arch-cache"; cache-level = <2>; @@ -65,6 +66,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc1>; next-level-cache = <&L2_0>; + qcom,saw = <&saw1>; }; CPU2: cpu@2 { @@ -74,6 +76,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc2>; next-level-cache = <&L2_0>; + qcom,saw = <&saw2>; }; CPU3: cpu@3 { @@ -83,6 +86,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc3>; next-level-cache = <&L2_0>; + qcom,saw = <&saw3>; }; }; @@ -254,5 +258,25 @@ reg = <0x0b0b8000 0x1000>, <0x0b008000 0x1000>; }; + + saw0: power-controller@B089000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB089000 0x1000>, <0xB009000 0x1000>; + }; + + saw1: power-controller@B099000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB099000 0x1000>, <0xB009000 0x1000>; + }; + + saw2: power-controller@B0A9000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB0A9000 0x1000>, <0xB009000 0x1000>; + }; + + saw3: power-controller@B0B9000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB0B9000 0x1000>, <0xB009000 0x1000>; + }; }; };