| Message ID | 1431356533-7737-1-git-send-email-andrej.skvortzov@gmail.com (mailing list archive) |
|---|---|
| State | New, archived |
| Headers | show |
diff --git a/arch/arm/boot/dts/am3517.dtsi b/arch/arm/boot/dts/am3517.dtsi index f164dce..99b322e 100644 --- a/arch/arm/boot/dts/am3517.dtsi +++ b/arch/arm/boot/dts/am3517.dtsi @@ -63,6 +63,20 @@ }; }; +&scm { + omap3_pmx_core2: pinmux@05D8 { + compatible = "ti,omap3-padconf", + "pinctrl-single"; + reg = <0x05D8 0x24>; + #address-cells = <1>; + #size-cells = <0>; + #interrupt-cells = <1>; + interrupt-controller; + pinctrl-single,register-width = <16>; + pinctrl-single,function-mask = <0xff1f>; + }; +}; + &iva { status = "disabled"; };
According to the technical reference manual for AM35xx system controller module (SCM) PADCONFS core registers are divided in two regions: 0x48002030..0x48002268 and 0x480025D8..0x480025FC. First region is the same for all omap3 SoC and is described in omap3.dtsi. The second region is the same as in omap34xx and omap35xx. The patch adds missing description for the second region. This patch was tested on AM3517. Signed-off-by: Andrey Skvortsov <andrej.skvortzov@gmail.com> --- v2: move omap3_pmx_core2 under l4_core -> scm arch/arm/boot/dts/am3517.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+)