From patchwork Thu May 28 21:19:36 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alan Tull X-Patchwork-Id: 6501881 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 4EEFC9F1C1 for ; Thu, 28 May 2015 21:26:34 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id C6BAB205F9 for ; Thu, 28 May 2015 21:26:32 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 442C420625 for ; Thu, 28 May 2015 21:26:31 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1Yy5HY-0004mU-1H; Thu, 28 May 2015 21:24:04 +0000 Received: from mail-bn1on0058.outbound.protection.outlook.com ([157.56.110.58] helo=na01-bn1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1Yy5HN-0004iX-VW for linux-arm-kernel@lists.infradead.org; Thu, 28 May 2015 21:23:57 +0000 Received: from BY2PR03CA048.namprd03.prod.outlook.com (10.141.249.21) by BN3PR03MB1494.namprd03.prod.outlook.com (10.163.35.145) with Microsoft SMTP Server (TLS) id 15.1.172.22; Thu, 28 May 2015 21:23:30 +0000 Received: from BY2FFO11FD041.protection.gbl (2a01:111:f400:7c0c::103) by BY2PR03CA048.outlook.office365.com (2a01:111:e400:2c5d::21) with Microsoft SMTP Server (TLS) id 15.1.172.22 via Frontend Transport; Thu, 28 May 2015 21:23:29 +0000 Authentication-Results: spf=fail (sender IP is 66.35.236.236) smtp.mailfrom=opensource.altera.com; kernel.org; dkim=none (message not signed) header.d=none; Received-SPF: Fail (protection.outlook.com: domain of opensource.altera.com does not designate 66.35.236.236 as permitted sender) receiver=protection.outlook.com; client-ip=66.35.236.236; helo=sj-itexedge04.altera.priv.altera.com; Received: from sj-itexedge04.altera.priv.altera.com (66.35.236.236) by BY2FFO11FD041.mail.protection.outlook.com (10.1.14.226) with Microsoft SMTP Server (TLS) id 15.1.172.14 via Frontend Transport; Thu, 28 May 2015 21:23:24 +0000 Received: from na01-by2-obe.outbound.protection.outlook.com (207.46.163.242) by webmail.altera.com (66.35.236.236) with Microsoft SMTP Server (TLS) id 14.3.174.1; Thu, 28 May 2015 14:22:52 -0700 Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=atull@opensource.altera.com; Received: from linuxheads99.altera.com (64.129.157.38) by BLUPR03MB1505.namprd03.prod.outlook.com (10.163.81.23) with Microsoft SMTP Server (TLS) id 15.1.172.22; Thu, 28 May 2015 21:23:19 +0000 From: Alan Tull To: Dinh Nguyen , Rob Herring Subject: [PATCHv5 1/2] ARM: socfpga: support suspend to ram Date: Thu, 28 May 2015 16:19:36 -0500 Message-ID: <1432847977-18880-2-git-send-email-atull@opensource.altera.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1432847977-18880-1-git-send-email-atull@opensource.altera.com> References: <1432847977-18880-1-git-send-email-atull@opensource.altera.com> MIME-Version: 1.0 X-Originating-IP: [64.129.157.38] X-ClientProxiedBy: SN1PR07CA0033.namprd07.prod.outlook.com (25.162.170.171) To BLUPR03MB1505.namprd03.prod.outlook.com (25.163.81.23) X-Microsoft-Exchange-Diagnostics-untrusted: 1; BLUPR03MB1505; 2:tJMRa/96JixFxgC2hEkvYo567INMk6o2lvCejz+KyiJjV52rYSlPkae9Rr3tY7+o; 2:Zm4Tr4xUrwHr7FAUCNX1etrqo3296bBavwOvdHBYaeldRIra6MhHWiowCK4gXS+i6lleVNApkGwcEmHWPq1w31bE+WJMr3Ceh54M3pAablhkTPTNC8A1d2VN8+9PhFF/0sZqA9JFF3V+DcOS0MiX3A==; 6:md4r1BCut7GLAxXB4IFaUuLMWXP6vEcmBHZXvrkXJ+oMjH+uVNsFjY6BCKqdB6Ko0ZrtT0bvkoYOiiTGr4l7orK4BU+lZqpxGbq40lzkJbXO6cOJNYiUGbBQpDYO181o8LkkbQb/bY7o0WbPZwKh1w==; 3:sqsNdmHtYVav7uMQ750RJrnmpeWFqgsqMhRHr2dinSqCIvxDjna73CKiCN+yvhzEaEQPs1bF7OLW2efHgJap+vKg3U7+OphFuWo4vLqB5Y1ZJVPpV9odMM7lOB4rBO8MyDhM67adOEAuKsBWNgwEKdVCGO4CoB17spBayOOScI6NkR/+Dp3iu4SFHC6r/y7OPyVZQOGWzehhys6KeG46D/UqT9UdOLt6m4wwcLfkoEe0eDpFkGTwYzro9K+qbYkDDqLL92i0wMat2svPEnBiE43BxgAd2lGqj/sjHw8u1RHMWQsLndNBQYK5qc6KIcTw X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:; SRVR:BLUPR03MB1505; UriScan:; BCL:0; PCL:0; RULEID:; SRVR:BN3PR03MB1494; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:;UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(520003)(5005006)(3002001); SRVR:BLUPR03MB1505; BCL:0; PCL:0; RULEID:; SRVR:BLUPR03MB1505; BCL:0; PCL:0; RULEID:(601004)(5005006)(520003)(3002001); SRVR:BN3PR03MB1494; BCL:0; PCL:0; RULEID:; SRVR:BN3PR03MB1494; X-Forefront-PRVS: 0590BBCCBC X-Forefront-Antispam-Report-Untrusted: SFV:NSPM; SFS:(10009020)(6009001)(189002)(199003)(69596002)(40100003)(64706001)(5001770100001)(101416001)(4001540100001)(106356001)(86362001)(5001860100001)(5001830100001)(77096005)(15975445007)(2950100001)(68736005)(47776003)(97736004)(48376002)(189998001)(81156007)(229853001)(66066001)(50226001)(87976001)(62966003)(50466002)(105586002)(19580395003)(33646002)(53416004)(50986999)(76176999)(46102003)(92566002)(5001960100002)(122386002)(5001920100001)(42186005)(77156002)(19580405001)(2004002); DIR:OUT; SFP:1101; SCL:1; SRVR:BLUPR03MB1505; H:linuxheads99.altera.com; FPR:; SPF:None; PTR:InfoNoRecords; MX:1; A:0; LANG:en; Received-SPF: None (protection.outlook.com: opensource.altera.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics-untrusted: =?us-ascii?Q?1; BLUPR03MB1505; 9:DjZJe90w6vvZPWBH1P+aTzzW3Tl0/z74a17iojHl0h?= =?us-ascii?Q?8RuUSz87Ubmp0h3sYCxveVhRoaKxvdaMEqMbNlWZkaz9P4Iqd1Ke1zCqTXUr?= =?us-ascii?Q?p4yTxFZntW3SVCzW9RZiVz9mC4xeh9wDaWrFJgo0K2SApGGbSlH8peZ5kQwA?= =?us-ascii?Q?Rp0t70quXvv58l11j24ZZhLlEgL1iTpbcl7nbtUdt3oilIE7OEmo3swpi6JZ?= =?us-ascii?Q?ZR3UEnfZGZFHALb9ObiRpAVPof7ar6faiuh4YXTr8iFi6Ewh0CaRBz3wA421?= =?us-ascii?Q?w8TJBIgXqOi7Hz7lsPcdXQRbAK4zvOdhQwkUw5UFlrce36xv0ux8ODSqsQNU?= =?us-ascii?Q?/IGxSCPLwXtxhKt2PgcYrsytTXKY//O6WlPQxyQOaDhTIQprcHV1HP/Wludz?= =?us-ascii?Q?Z8mFlsyN5rzDoCiNfl4uay1tXB/uGsR+TlrdsivaAVwtfLUxTGJtLiUA0LcE?= =?us-ascii?Q?6RdZBdH4sjp3zfZkxSM8xhUPxFGs1/9Lka5v81uki6Q4hEJn2qdMe4UoUtxS?= =?us-ascii?Q?1e7LZtpazoz6VIEix4RKxbcBc6fD9aOOvY0yPlrwoxbvTiD1byftH5sjJNqw?= =?us-ascii?Q?aEIo1Qsqx06QXW23ioYQd+p+AHhX5fJMcDl0sZzaBoOFEs2YGFj0/3EPud86?= =?us-ascii?Q?4txgFkIuiipx6Ma2VBvaoBRolfgafXLd+oRzomxlyx495/PdeQjXH1SKEFL1?= =?us-ascii?Q?+gH6/v61Yn/5Ft9LkQd9O8mKM9Cjytz1+bic6SEIJJY1Bbq6kQyxmnr2Sx8o?= =?us-ascii?Q?DXirtrv4NCJJW/vrae3mfiRXFsURj8CG9CoYa+PGC5ndB9t7xntc8IH/tU3E?= =?us-ascii?Q?cxE7tlxHe5MaX3hVDC97ZZDEX5dk/b4c9KJ1ZyaGnnorHbchjKh3PorwSFy7?= =?us-ascii?Q?XVD/pOeFDBs8sO+/oErOHX3Z04C0sGQ2d1X7U1nT18fno+Kb0Z5oj4ovpvjh?= =?us-ascii?Q?nq7uyTEn0DiN0D88KnKb17Zww0p3/fDdvZatnnX7XUxJY5fgGUJMGy0IWkTY?= =?us-ascii?Q?tM+B2FOuzlXU3AjIXOh05jjWZVbGkbimkGGKDQvmO/WYITPB9Kr/Dkmiw8bV?= =?us-ascii?Q?+yYMW8wEzHo/vTkkc9W2fvDFEqTxfTmLYpX2ANhQQkAIyJiy9qrCGPGpC8FK?= =?us-ascii?Q?kTeL3oCLfK11hD+QRPlGcO2si5rYnV?= X-Microsoft-Exchange-Diagnostics-untrusted: 1; BLUPR03MB1505; 3:hAVSgxIM5eAN6WsIGxrcrwdldtDbZO1NExudh/z/MXcLQykhnJt4dJgae1LptMC4yZvuflTgxJCbHZom2ieYpuU7yS+sUl4MOtBqcE2kReBS7juY4I53k7qAh5u0HlwhjqtpwZTcIqtUUdUEhvvJ8w==; 10:Y7quUia/wd1Q0zkx7v4DqwA57StD/n0LH+ZRIM9y+CJTLJ+ksFi9byHQPY9CcbWxd4tGMR/Rcgyf3UVa4sMoXdHKgi5TyMDxYua4mAEj+kk=; 6:CfP0keb4DyLsdh6Umk6PLtehfwN6SJjFqt/NC5XHAk4n1hYfg4pqDdpSFREX790/S9iiF6DlnXz6m0NTROTn4+oWqqVhDnzdEgZ46tKgB4zdtSNjH+pnTkgWUO8IWydRo7DUAVMFIH1iruBFKlL2Vw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BLUPR03MB1505 X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: BY2FFO11FD041.protection.gbl X-Microsoft-Exchange-Diagnostics: 1; BY2FFO11FD041; 1:7RCjppbM/TThd29EGXheRYZqw8FyHdM97T+MHdqsT/in3WbJrAZtnT+0W/GmihOY7KmSRtNUYmVUUP1yxV1dCqUIZIxgWUeMeuLr2b/JCy5p9yvTCQPDCnzd4fTMBfmExyZg73dwvwVVXMV+g2o7hrV5lBfTDT+kMKf4fXmOEqf3Ns1t1k6nQ8iLdn6Ne+JQF9jn5C10s/sbubT9pQIgDr3lVfiNdi2+P+wJsrQKu2KJGTn2VVg8lrrGzxkgQTGDwC9kVCQcecrCWkFTtdqhZWogbLUm1r+A+89wzpSrRLe/LwdHS4+JJXhY866Te1qA X-Forefront-Antispam-Report: CIP:66.35.236.236; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(339900001)(199003)(189002)(4001540100001)(62966003)(6806004)(5001860100001)(50226001)(53416004)(16796002)(19580405001)(85426001)(81156007)(48376002)(77096005)(92566002)(5001960100002)(50986999)(76176999)(122386002)(77156002)(105606002)(33646002)(68736005)(64706001)(5001920100001)(47776003)(189998001)(50466002)(40100003)(66066001)(97736004)(6070500001)(2950100001)(19580395003)(15975445007)(229853001)(5001830100001)(87936001)(46102003)(5001770100001)(106466001)(86362001)(7099028)(2004002); DIR:OUT; SFP:1101; SCL:1; SRVR:BN3PR03MB1494; H:sj-itexedge04.altera.priv.altera.com; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; A:0; MX:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BN3PR03MB1494; 2:fGWhU8esCeiErBjHaBOoLECihMSsJqZhU35/mNq0EM1yZh7o0CVY4BCDyg7d/c3i; 2:nlQtddIrLYvLFWmZkLjh705sFkPggSyyam2PZ85mh4L/kf95S3qh80PwDpzrU/sa+/+/XmBpIyQDmVxq7t63ua/fn9m/NM3LYdLK+WKEGpSJTk83hSuOvjvYpqqOYQSGEI9JWUfRRKV0fUJ1BW9U6fAfnBhF9HeXhCkoPZInOdbGte9zq7mnV5LmnMcBU52ZilXI6A3mMvcPxgfPqo53S7PKFBJPsIEA70AUGGPNFzU=; 6:Ni92YbKNAt2PPQBHfM0SC3JbRj0wuq8wlnOYmxeVQlO2HRst1v7gpfy21kzUWs499yzB2evCt+j21xE6SdrBaU6wjhUIJPxBtRk616OzITvj9fuMOgOYA6kCAy1451So66lJkoLlGZ6b2GKOn1oD8w==; 3:9wgOf1mWPcNldWolWqDwsyk81y/KLUPU1PFjFZLj74Ij1MMqmuDVVENFZysaajD3SveRkj3DsdOlIHtc8dq5CovdKpRYI+jNjn/XGumyQp7dZ4wDXxJDTX+1QtILY2X30Fv2bv2DIi48MmU7vXyHsIhrpHDlFWJtIS1s5pR0L9I/Ab5aVf+lLr4EUmGW+azx8nPcHM2a1MscXhAPHt3AMvYxoieOWr1OUEFlpEob876DN5ezFu9SCjgEVHM/gdNDzQZYdGQ3HR9g6FdvxB2OFpIbBJCqyJlzDWW/4GFsyDkRRCD2lT7ZE2TOnQ/ObM4s X-Forefront-PRVS: 0590BBCCBC X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN3PR03MB1494; 9:uamAzNmyjzm4KaVM/LskJD2lCgbkLR8qMd5Nx1fxrI?= =?us-ascii?Q?vzH9ah0nKqPbeQ2eNTtn/CqH7kq6yqelWk2zGigCIUlWi75aqOVpT6y6O/ZO?= =?us-ascii?Q?FD0ylMrayUYILcemewd9rsKiqqV3y9Y5D2UbDuowWqlCyAo7KkXBzTyIcs8z?= =?us-ascii?Q?x/EG6NiDXBzGTRXcYYrDs4zo5hdsVjlj7Mi3C8zfeB7tARVq0KjzWuDx9Zhw?= =?us-ascii?Q?treu6L5eaIj3f5zV9elRc7q5TqS0Hk45ZN/qBTb/WsyGRwPSs13hbAqVdM3L?= =?us-ascii?Q?T8DtD1Ha4PtzHzsA28dNKLLEAjqklT2SPehkUvGICBEsvH00fCq7XFMErAnh?= =?us-ascii?Q?aUiFkwS3Lud/OIxvDDnXlAZ9GrHgnN7gMso/miHHRQl/auW8BvMTn7XMyUrA?= =?us-ascii?Q?kbV84loks/S3atmiTdNB9YxrLSEs1GrTZR8t7iACkKZWiPXlG2/j4bXMMXsw?= =?us-ascii?Q?elF3KMub9BZu2xnjD8jAKeXBE7AGTrwPCiQWE06lecjFFPUZM/LAysvvrCL/?= =?us-ascii?Q?VYeHvw4NpMnm9aVVtA9RiwqMp6YnhUI8PTVUd0e9hn4F3yHO8c6ZD3BJFhne?= =?us-ascii?Q?IPszKozWsAPFdtachNbAC8EiIFqqJZuNWcEvHdSL1pOqucVwkTXpin8kZ2Rw?= =?us-ascii?Q?CAWwbFKMFfq9sDb9+kQjwfoRnejVn1ih+NV1pRZQTq61AFXd+L8jwgQUo3hX?= =?us-ascii?Q?0xiN4Pb50sMVydvdU4Lnj6siZWw7CC/eu4CRtQp6H+YjBU6R9HQWB9Aji1Ko?= =?us-ascii?Q?VMrxlM+zJsyrNr348vM8wOQcv/KPVR5LRw7cNH6v7JfBaDJHLyOgw5IB5oW3?= =?us-ascii?Q?FUdeKJj0kfYQFAB8O2w9TEH8kOHzTbqvm45KBiB5wvSvcDnVMxTYhBpIlMCe?= =?us-ascii?Q?84isf9laPHOoevFI4OpCBxcYu872XizaYWriKqx86NZIgPhZd4fBYTvFw4Fb?= =?us-ascii?Q?lMTmGNaR+1fZXx5uvWUVd8BhfE4Vb8VAMaopmNl1S9LxpWiVSzd+Z3/ggdiy?= =?us-ascii?Q?nuGfvEhSshiwRm6qot9BKO6oJoI/bimyVngeVDYHVZFABKrXrfsW4WpQ//Ax?= =?us-ascii?Q?ELm3H8o0WoURNXHkAj6zHi2DPPSBfda5E6QUrQrl+h3J/6SvnoGAoTFn/ATY?= =?us-ascii?Q?uGNzYh3G+Qa20WsQb1sQCxk+0DK90gMGH/bVq1QxtHZm3GMB7pleeeTZBvMj?= =?us-ascii?Q?EZass6Ri6MBB13nVG2wcbMpAY33YjPRksr?= X-Microsoft-Exchange-Diagnostics: 1; BN3PR03MB1494; 3:/yVi5GdB03pQrVra+G1gwu/mYEt9dm/eHYNux6swYUwqpseWiGQ9ae3PycrJXogJS2ybOShEU5Fq8tTi9qSO/wHfrTBlUawyZ2zUrM6NDyzeMew52Pc8/nVBSv8wxOn3o+brrC7CYNTlfj/B1YO7LQ==; 10:Y088s/1dbkt4tcGSenYECyOOScV3lh745NWFLhcF9cN20Pjf308smjFy92YRGIi7tuICPGuYf/455rrQkeuPaLl/3KNd4jw6s+5hZGWLuwc=; 6:Gtw2Lk29pKKRBYMdWfqtYDHduhDMwbIXMr+7s0Q3xhYXJS38s0/xwj3zrcEk/qVUxNuOax5LHVLBEoCMnC7MMGw+VNOsAV9fzzAghRuKmfBwMRaZ4+g5aXl2+7JPqdiIS2v1Zb6KBJBYRJEFUYMhhg== X-OriginatorOrg: opensource.altera.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2015 21:23:24.3841 (UTC) X-MS-Exchange-CrossTenant-Id: fbd72e03-d4a5-4110-adce-614d51f2077a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=fbd72e03-d4a5-4110-adce-614d51f2077a; Ip=[66.35.236.236]; Helo=[sj-itexedge04.altera.priv.altera.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN3PR03MB1494 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20150528_142354_369399_B823C951 X-CRM114-Status: GOOD ( 13.54 ) X-Spam-Score: -1.1 (-) Cc: Mark Rutland , devicetree@vger.kernel.org, Russell King , Arnd Bergmann , Pawel Moll , Ian Campbell , Alan Tull , Pavel Machek , linux-kernel@vger.kernel.org, Kumar Gala , Steffen Trumtrar , Delicious Quinoq , linux-arm-kernel@lists.infradead.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAD_ENC_HEADER,BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Add code that requests that the sdr controller go into self-refresh mode. This code is run from ocram. Suspend-to-RAM and EDAC support are mutually exclusive on SOCFPGA. If the EDAC is enabled, it will prevent the platform from going into suspend. Example of how to request to suspend to ram: $ echo enabled > \ /sys/devices/soc/ffc02000.serial0/tty/ttyS0/power/wakeup $ echo -n mem > /sys/power/state Signed-off-by: Alan Tull Cc: Pavel Machek Cc: Arnd Bergmann Cc: Dinh Nguyen Cc: Steffen Trumtrar --- v2: use Generic on-chip SRAM driver to allocate ocram rm fncpy_align since generic allocator handles alignment check __arm_ioremap_exec return code check for NULL pointers add a comment regarding sdram controller configuration v3: fix renamed #define propagate socfpga_setup_ocram_self_refresh error code v4: Kconfig: don't need to select GENERIC_ALLOCATER add CONFIG_SOCFPGA_SUSPEND make s2r and EDAC support mutually exclusive socfpga.c: add sdr_ctl_base_addr return error if ocram not available in device tree update copyright years v5: remove compile time dependency edac driver will prevent suspend don't configure scu standby mode; done in enable_scu(). fix comments about required sdram controller configuration --- arch/arm/mach-socfpga/Kconfig | 10 ++- arch/arm/mach-socfpga/Makefile | 1 + arch/arm/mach-socfpga/core.h | 6 +- arch/arm/mach-socfpga/pm.c | 149 ++++++++++++++++++++++++++++++++++ arch/arm/mach-socfpga/self-refresh.S | 136 +++++++++++++++++++++++++++++++ arch/arm/mach-socfpga/socfpga.c | 6 +- drivers/edac/altera_edac.c | 20 +++++ 7 files changed, 325 insertions(+), 3 deletions(-) create mode 100644 arch/arm/mach-socfpga/pm.c create mode 100644 arch/arm/mach-socfpga/self-refresh.S diff --git a/arch/arm/mach-socfpga/Kconfig b/arch/arm/mach-socfpga/Kconfig index b5f8d75..b26a684 100644 --- a/arch/arm/mach-socfpga/Kconfig +++ b/arch/arm/mach-socfpga/Kconfig @@ -1,4 +1,4 @@ -config ARCH_SOCFPGA +menuconfig ARCH_SOCFPGA bool "Altera SOCFPGA family" if ARCH_MULTI_V7 select ARM_AMBA select ARM_GIC @@ -8,3 +8,11 @@ config ARCH_SOCFPGA select HAVE_ARM_SCU select HAVE_ARM_TWD if SMP select MFD_SYSCON + +if ARCH_SOCFPGA +config SOCFPGA_SUSPEND + bool "Suspend to RAM on SOCFPGA" + help + Select this if you want to enable Suspend-to-RAM on SOCFPGA + platforms. +endif diff --git a/arch/arm/mach-socfpga/Makefile b/arch/arm/mach-socfpga/Makefile index 6dd7a93..b8f9e23 100644 --- a/arch/arm/mach-socfpga/Makefile +++ b/arch/arm/mach-socfpga/Makefile @@ -4,3 +4,4 @@ obj-y := socfpga.o obj-$(CONFIG_SMP) += headsmp.o platsmp.o +obj-$(CONFIG_SOCFPGA_SUSPEND) += pm.o self-refresh.o diff --git a/arch/arm/mach-socfpga/core.h b/arch/arm/mach-socfpga/core.h index 7637b7f..35472f2 100644 --- a/arch/arm/mach-socfpga/core.h +++ b/arch/arm/mach-socfpga/core.h @@ -1,6 +1,6 @@ /* * Copyright 2012 Pavel Machek - * Copyright (C) 2012 Altera Corporation + * Copyright (C) 2012-2015 Altera Corporation * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by @@ -40,6 +40,10 @@ extern void socfpga_sysmgr_init(void); extern void __iomem *sys_manager_base_addr; extern void __iomem *rst_manager_base_addr; +extern void __iomem *sdr_ctl_base_addr; + +u32 socfpga_sdram_self_refresh(u32 sdr_base); +extern unsigned int socfpga_sdram_self_refresh_sz; extern struct smp_operations socfpga_smp_ops; extern char secondary_trampoline, secondary_trampoline_end; diff --git a/arch/arm/mach-socfpga/pm.c b/arch/arm/mach-socfpga/pm.c new file mode 100644 index 0000000..1ed89fc --- /dev/null +++ b/arch/arm/mach-socfpga/pm.c @@ -0,0 +1,149 @@ +/* + * arch/arm/mach-socfpga/pm.c + * + * Copyright (C) 2014-2015 Altera Corporation. All rights reserved. + * + * with code from pm-imx6.c + * Copyright 2011-2014 Freescale Semiconductor, Inc. + * Copyright 2011 Linaro Ltd. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include "core.h" + +/* Pointer to function copied to ocram */ +static u32 (*socfpga_sdram_self_refresh_in_ocram)(u32 sdr_base); + +static int socfpga_setup_ocram_self_refresh(void) +{ + struct platform_device *pdev; + phys_addr_t ocram_pbase; + struct device_node *np; + struct gen_pool *ocram_pool; + unsigned long ocram_base; + void __iomem *suspend_ocram_base; + int ret = 0; + + np = of_find_compatible_node(NULL, NULL, "mmio-sram"); + if (!np) { + pr_err("%s: Unable to find mmio-sram in dtb\n", __func__); + return -ENODEV; + } + + pdev = of_find_device_by_node(np); + if (!pdev) { + pr_warn("%s: failed to find ocram device!\n", __func__); + ret = -ENODEV; + goto put_node; + } + + ocram_pool = dev_get_gen_pool(&pdev->dev); + if (!ocram_pool) { + pr_warn("%s: ocram pool unavailable!\n", __func__); + ret = -ENODEV; + goto put_node; + } + + ocram_base = gen_pool_alloc(ocram_pool, socfpga_sdram_self_refresh_sz); + if (!ocram_base) { + pr_warn("%s: unable to alloc ocram!\n", __func__); + ret = -ENOMEM; + goto put_node; + } + + ocram_pbase = gen_pool_virt_to_phys(ocram_pool, ocram_base); + + suspend_ocram_base = __arm_ioremap_exec(ocram_pbase, + socfpga_sdram_self_refresh_sz, + false); + if (!suspend_ocram_base) { + pr_warn("%s: __arm_ioremap_exec failed!\n", __func__); + ret = -ENOMEM; + goto put_node; + } + + /* Copy the code that puts DDR in self refresh to ocram */ + socfpga_sdram_self_refresh_in_ocram = + (void *)fncpy(suspend_ocram_base, + &socfpga_sdram_self_refresh, + socfpga_sdram_self_refresh_sz); + + WARN(!socfpga_sdram_self_refresh_in_ocram, + "could not copy function to ocram"); + if (!socfpga_sdram_self_refresh_in_ocram) + ret = -EFAULT; + +put_node: + of_node_put(np); + + return ret; +} + +static int socfpga_pm_suspend(unsigned long arg) +{ + u32 ret; + + if (!sdr_ctl_base_addr) + return -EFAULT; + + ret = socfpga_sdram_self_refresh_in_ocram((u32)sdr_ctl_base_addr); + + pr_debug("%s self-refresh loops request=%d exit=%d\n", __func__, + ret & 0xffff, (ret >> 16) & 0xffff); + + return 0; +} + +static int socfpga_pm_enter(suspend_state_t state) +{ + switch (state) { + case PM_SUSPEND_STANDBY: + case PM_SUSPEND_MEM: + outer_disable(); + cpu_suspend(0, socfpga_pm_suspend); + outer_resume(); + break; + default: + return -EINVAL; + } + return 0; +} + +static const struct platform_suspend_ops socfpga_pm_ops = { + .valid = suspend_valid_only_mem, + .enter = socfpga_pm_enter, +}; + +static int __init socfpga_pm_init(void) +{ + int ret; + + ret = socfpga_setup_ocram_self_refresh(); + if (ret) + return ret; + + suspend_set_ops(&socfpga_pm_ops); + pr_info("SoCFPGA initialized for DDR self-refresh during suspend.\n"); + + return 0; +} +arch_initcall(socfpga_pm_init); diff --git a/arch/arm/mach-socfpga/self-refresh.S b/arch/arm/mach-socfpga/self-refresh.S new file mode 100644 index 0000000..f2d7f88 --- /dev/null +++ b/arch/arm/mach-socfpga/self-refresh.S @@ -0,0 +1,136 @@ +/* + * Copyright (C) 2014-2015 Altera Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ +#include +#include + +#define MAX_LOOP_COUNT 1000 + +/* Register offset */ +#define SDR_CTRLGRP_LOWPWREQ_ADDR 0x54 +#define SDR_CTRLGRP_LOWPWRACK_ADDR 0x58 + +/* Bitfield positions */ +#define SELFRSHREQ_POS 3 +#define SELFRSHREQ_MASK 0x8 + +#define SELFRFSHACK_POS 1 +#define SELFRFSHACK_MASK 0x2 + + /* + * This code assumes that when the bootloader configured + * the sdram controller for the DDR on the board it + * configured the following fields depending on the DDR + * vendor/configuration: + * + * sdr.ctrlcfg.lowpwreq.selfrfshmask + * sdr.ctrlcfg.lowpwrtiming.clkdisablecycles + * sdr.ctrlcfg.dramtiming4.selfrfshexit + */ + + .arch armv7-a + .text + .align 3 + + /* + * socfpga_sdram_self_refresh + * + * r0 : sdr_ctl_base_addr + * r1 : temp storage of return value + * r2 : temp storage of register values + * r3 : loop counter + * + * return value: lower 16 bits: loop count going into self refresh + * upper 16 bits: loop count exiting self refresh + */ +ENTRY(socfpga_sdram_self_refresh) + /* Enable dynamic clock gating in the Power Control Register. */ + mrc p15, 0, r2, c15, c0, 0 + orr r2, r2, #1 + mcr p15, 0, r2, c15, c0, 0 + + /* Enable self refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 1 */ + ldr r2, [r0, #SDR_CTRLGRP_LOWPWREQ_ADDR] + orr r2, r2, #SELFRSHREQ_MASK + str r2, [r0, #SDR_CTRLGRP_LOWPWREQ_ADDR] + + /* Poll until sdr.ctrlgrp.lowpwrack.selfrfshack == 1 or hit max loops */ + mov r3, #0 +while_ack_0: + ldr r2, [r0, #SDR_CTRLGRP_LOWPWRACK_ADDR] + and r2, r2, #SELFRFSHACK_MASK + cmp r2, #SELFRFSHACK_MASK + beq ack_1 + + add r3, #1 + cmp r3, #MAX_LOOP_COUNT + bne while_ack_0 + +ack_1: + mov r1, r3 + + /* + * Execute an ISB instruction to ensure that all of the + * CP15 register changes have been committed. + */ + isb + + /* + * Execute a barrier instruction to ensure that all cache, + * TLB and branch predictor maintenance operations issued + * by any CPU in the cluster have completed. + */ + dsb + dmb + + wfi + + /* Disable self-refresh: set sdr.ctrlgrp.lowpwreq.selfrshreq = 0 */ + ldr r2, [r0, #SDR_CTRLGRP_LOWPWREQ_ADDR] + bic r2, r2, #SELFRSHREQ_MASK + str r2, [r0, #SDR_CTRLGRP_LOWPWREQ_ADDR] + + /* Poll until sdr.ctrlgrp.lowpwrack.selfrfshack == 0 or hit max loops */ + mov r3, #0 +while_ack_1: + ldr r2, [r0, #SDR_CTRLGRP_LOWPWRACK_ADDR] + and r2, r2, #SELFRFSHACK_MASK + cmp r2, #SELFRFSHACK_MASK + bne ack_0 + + add r3, #1 + cmp r3, #MAX_LOOP_COUNT + bne while_ack_1 + +ack_0: + /* + * Prepare return value: + * Shift loop count for exiting self refresh into upper 16 bits. + * Leave loop count for requesting self refresh in lower 16 bits. + */ + mov r3, r3, lsl #16 + add r1, r1, r3 + + /* Disable dynamic clock gating in the Power Control Register. */ + mrc p15, 0, r2, c15, c0, 0 + bic r2, r2, #1 + mcr p15, 0, r2, c15, c0, 0 + + mov r0, r1 @ return value + bx lr @ return + +ENDPROC(socfpga_sdram_self_refresh) +ENTRY(socfpga_sdram_self_refresh_sz) + .word . - socfpga_sdram_self_refresh diff --git a/arch/arm/mach-socfpga/socfpga.c b/arch/arm/mach-socfpga/socfpga.c index a154920..19643a7 100644 --- a/arch/arm/mach-socfpga/socfpga.c +++ b/arch/arm/mach-socfpga/socfpga.c @@ -1,5 +1,5 @@ /* - * Copyright (C) 2012 Altera Corporation + * Copyright (C) 2012-2015 Altera Corporation * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by @@ -29,6 +29,7 @@ void __iomem *sys_manager_base_addr; void __iomem *rst_manager_base_addr; +void __iomem *sdr_ctl_base_addr; unsigned long socfpga_cpu1start_addr; void __init socfpga_sysmgr_init(void) @@ -49,6 +50,9 @@ void __init socfpga_sysmgr_init(void) np = of_find_compatible_node(NULL, NULL, "altr,rst-mgr"); rst_manager_base_addr = of_iomap(np, 0); + + np = of_find_compatible_node(NULL, NULL, "altr,sdr-ctl"); + sdr_ctl_base_addr = of_iomap(np, 0); } static void __init socfpga_init_irq(void) diff --git a/drivers/edac/altera_edac.c b/drivers/edac/altera_edac.c index 3c4929f..806b63b 100644 --- a/drivers/edac/altera_edac.c +++ b/drivers/edac/altera_edac.c @@ -388,6 +388,23 @@ static int altr_sdram_remove(struct platform_device *pdev) return 0; } +/* + * If you want to suspend, need to disable EDAC by removing it + * from the device tree or defconfig. + */ +#ifdef CONFIG_PM +static int altr_sdram_prepare(struct device *dev) +{ + pr_err("Suspend not allowed when EDAC is enabled.\n"); + + return -EPERM; +} + +const struct dev_pm_ops altr_sdram_pm_ops = { + .prepare = altr_sdram_prepare, +}; +#endif + static const struct of_device_id altr_sdram_ctrl_of_match[] = { { .compatible = "altr,sdram-edac", }, {}, @@ -399,6 +416,9 @@ static struct platform_driver altr_sdram_edac_driver = { .remove = altr_sdram_remove, .driver = { .name = "altr_sdram_edac", +#ifdef CONFIG_PM + .pm = &altr_sdram_pm_ops, +#endif .of_match_table = altr_sdram_ctrl_of_match, }, };