From patchwork Fri Sep 4 07:05:19 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "bhupesh.sharma@freescale.com" X-Patchwork-Id: 7120191 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id A32679F1D5 for ; Fri, 4 Sep 2015 07:09:40 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id E901620899 for ; Fri, 4 Sep 2015 07:09:38 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2BB6620859 for ; Fri, 4 Sep 2015 07:09:37 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1ZXl4m-000131-N4; Fri, 04 Sep 2015 07:06:20 +0000 Received: from mail-by2on0138.outbound.protection.outlook.com ([207.46.100.138] helo=na01-by2-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1ZXl4i-00010l-PP for linux-arm-kernel@lists.infradead.org; Fri, 04 Sep 2015 07:06:19 +0000 Received: from BLUPR03CA009.namprd03.prod.outlook.com (10.255.124.26) by BN3PR03MB1480.namprd03.prod.outlook.com (10.163.35.143) with Microsoft SMTP Server (TLS) id 15.1.262.15; Fri, 4 Sep 2015 07:05:54 +0000 Received: from BY2FFO11FD009.protection.gbl (10.255.124.4) by BLUPR03CA009.outlook.office365.com (10.255.124.26) with Microsoft SMTP Server (TLS) id 15.1.262.15 via Frontend Transport; Fri, 4 Sep 2015 07:05:53 +0000 Authentication-Results: spf=fail (sender IP is 192.88.158.2) smtp.mailfrom=freescale.com; freescale.mail.onmicrosoft.com; dkim=none (message not signed) header.d=none; freescale.mail.onmicrosoft.com; dmarc=none action=none header.from=freescale.com; Received-SPF: Fail (protection.outlook.com: domain of freescale.com does not designate 192.88.158.2 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.158.2; helo=az84smr01.freescale.net; Received: from az84smr01.freescale.net (192.88.158.2) by BY2FFO11FD009.mail.protection.outlook.com (10.1.14.73) with Microsoft SMTP Server (TLS) id 15.1.262.18 via Frontend Transport; Fri, 4 Sep 2015 07:05:53 +0000 Received: from localhost.localdomain ([10.214.249.74]) by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id t8475OPg011088; Fri, 4 Sep 2015 00:05:44 -0700 From: Bhupesh Sharma To: , , , , Subject: [PATCH v2 07/10] dts/ls2085a: Update DTSI to add support of various peripherals Date: Fri, 4 Sep 2015 12:35:19 +0530 Message-ID: <1441350322-4671-1-git-send-email-bhupesh.sharma@freescale.com> X-Mailer: git-send-email 1.7.9.5 X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BY2FFO11FD009; 1:If3SNfdBlxULPcadF/Pju4jw45fvZpyiumQQjY60qG0cUZokV8qrTXl02b1OKJSOT/JrZR511VKNOMO59mCvPBTV7lhMny2Pvvs1UcA87KiNG5al0YhQho5IxujwAPGmDSUV0SvZl/zrQF9oMQRl3F5hKcyfoeyo8N4NPuRirMJ8d5NOoQe9Mwm6lrZ1EdoilxOiL4uAx5ex4A6YYHnuch4VNfYAmKgLj+ZYi7oagZZ0l5e4Pvr5N0nJZFVHRzsMTe+mX7ckNJhC9G0oc9lHj7Y47vjH36bVkb/mcAiaarifItAF6bH4spZAgwWe5hWd2lQ7FA7Lmw2cgrYXeXB6IP+AP+MaztfkXBcurbLGBPXrts7ke0KAytPLMZgRc49I6lHD7yGj4EYEwVIP+8Rn5A== X-Forefront-Antispam-Report: CIP:192.88.158.2; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10019020)(6009001)(2980300002)(1109001)(339900001)(199003)(189002)(50466002)(48376002)(47776003)(64706001)(189998001)(92566002)(105606002)(5001920100001)(107886002)(5001860100001)(5001960100002)(5001830100001)(50986999)(104016003)(19580405001)(62966003)(6806004)(19580395003)(77156002)(77096005)(68736005)(5007970100001)(49486002)(46102003)(85426001)(33646002)(229853001)(106466001)(69596002)(2201001)(86362001)(50226001)(36756003)(575784001)(5003940100001)(87936001)(5001770100001)(4001540100001)(97736004)(81156007)(4001430100001); DIR:OUT; SFP:1102; SCL:1; SRVR:BN3PR03MB1480; H:az84smr01.freescale.net; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; A:1; MX:1; LANG:en; MIME-Version: 1.0 X-Microsoft-Exchange-Diagnostics: 1; BN3PR03MB1480; 2:UWLb6bKnSAxh7NkKxj6znDkcqABLzULAfYWgvOGZw0jdE1gk0jW1N4s0wuPg4KRiumCBg0pJ/WH3bsLe96SyS43hbQkuFXPLvgWwsYwZkbOBHwr1N6/1wUFyC5rFOqo8fe7zFq+N5AxW0EbYBwzbZ85lY8cMRMqjuNNEw9RMKt8=; 3:mrvpMyO+z06NiAvJ+TbPDIgphbpTXwFiP54hEZL6gwOHCMEIi7yUFFamBTx9lHB3Qp6mDkABSrm/7iIPQmv9nY9SmhKPvBOpYmY7hnq2/ywcgSLgc7p3ogyr9Rgd0XY9xtALTHydl8enZT3Zf8Mz58rUXwSTms/J394N1ZTEC8xiTLFwf771PvoCLBMUgJQhonZ+s7nqePAm9hincctyjkOHPyFeOsTUUKeQInLv/w4=; 25:EgUiI9ukKYOMQwZU2iJbjdFv1Qct+fiTShyucKZsWfLduqm7rP57zeK8SsQWSZMNj/m063yIPYPoSXyoTBjNOoZc3qdRKd/3LHXZPd7CuSTd4qUkzH9cebTkqVlZVXRhd2sJMxLdyeKwz0zpNotylCHKrg+JfeHGm3hTk7LtnpqM7qur1a8vk8dCv4qNEneXAd5jGcNm71496U+gTRwVlToBgE5WUSHSld9NzOc9EHm6K0DpXoVyxHzqxHTV+Amp X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN3PR03MB1480; X-Microsoft-Exchange-Diagnostics: 1; BN3PR03MB1480; 20:Nqle8ZDlHAOyeqlN4yyeo8Q8GkCnJS1sCJYkY4ijlD2HJ9eWlu6CVyojH4EWy4mC1t/yTVdZc/O7isUauBsWAXRqgCmMTmEMqSyMoPomEBtNhaqdT5FeI2Cmno2HzP7oxgic8D03oh7v1WSVxUOWXu2GHZrxX9k+3E/KXy9PkpCJoqpAGqSzhjonlbjaE6zbsomCJ1DorhFg42TnGHdS4oG1WzuktaqlJhVwKA6OLHd96Af7kF9X/xcWT/aOfbasBvaI2TSGLf3uXjNOEJz9Y5CuTnAr+CFDCtRvc06+Wle15ohmophbWnKjXexxgI08BVFvduF/VDqwHfklp/2uXqxWZAhsE6RHNUl3nrYFQb8=; 4:c6vUjqscYxK4AcCDYqigs8JBZFSi6OvqytC7X4rpvj7bvZffBHe5MVduv5VB9nocEQG8mUv/GffgbuaFQFDlTPwddZxHYDkE/hMON9vfdGIMsX/Waui9u+Ay3OUASKM9nXhY/KnULTGoDDt2FwCb8GPZx4apNZ9C7qkzPVlZv6i5Pjt20euSIgFP8O8s/zb9lHsI2/5Lienb/hC5z7PwxRn76aDh28cLpJ7soIkQEw5znzN4FMLDVT4AsVc9ycy3jlD9mMX5Be8tYHk87aRJThRNcQscV0Bbwhqp9iz7cBEawUEwxzTqhKvcFTy5mMUo X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(8121501046)(5005006)(3002001); SRVR:BN3PR03MB1480; BCL:0; PCL:0; RULEID:; SRVR:BN3PR03MB1480; X-Forefront-PRVS: 06891E23FB X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN3PR03MB1480; 23:G+EOMZYqD4qnPcjfhm7+9qdXJ5WKK7T1RwFovnVUc?= =?us-ascii?Q?b5IVDt+fPz1izI9dsU0f/BkRzFkd8daVoLKvATCQhK/wtBLf5g9HuXmbpJoE?= =?us-ascii?Q?RlCl6n2TSfhX21P1MyK0+okn8vR2GByVplKtIptLUe6wUW9HxBGeG+m/rtSw?= =?us-ascii?Q?lqDavAtJZCB9fdEnIowLuG8qDsXMVeVCcSbvoYFXMCg0Han+mFfe9GBzQNPp?= =?us-ascii?Q?2Yo84CFW5+jk7VBe89IKVRLzlpKQInd6aTqMjcBpvR3+b5aIX6rijF20piH6?= =?us-ascii?Q?4GasAVrbqtorv/UKejKEp+10cqglsBkDGFjqN/GHjcpsRix1I1d2XEsmwnCS?= =?us-ascii?Q?fnBZJbsYAq5viY48pNRMsQJ3Njl7XK9M2z3u2yv0mnUeVEfD18VIOIJ+ohLU?= =?us-ascii?Q?6MlVcEu6C6i8vOeeWaTNBV10sA58utA2J7Y4kWQMDnk51x2Jb5VcUwuoK2wy?= =?us-ascii?Q?+OeyVe44zpcZ54W1tckspj4ZfH1HkhsDbb5PrbKy6zX2CN4rdsLComGO2Kvx?= =?us-ascii?Q?23iL5teaYvf4GodD4MEbHUYuC05WsXorP4ELviAZaO+nJy99z62BuAPy1r6M?= =?us-ascii?Q?o2IALvU9L7JnUHhXJmW7BbnwJ53yx1//FtpYDqkxpDKCwA4w7Em8PyCkcnHx?= =?us-ascii?Q?qo4uaqTtZhQlpdkPfkqzAdfTml1w7Q/QlkN0N0jblR/ezX2JtwxjAX8SA/QP?= =?us-ascii?Q?nACP/UaH8Oq5n1HoRCyE5V06bzjdsQahamNMXhMafiliaq4apC3rhR0wJVEB?= =?us-ascii?Q?UTV/9PLMGvPmUOufCcWALEtNLMldF4kuZ41tOCMrTcRyytZCOu/6+gxBva9i?= =?us-ascii?Q?ZNtt7T9oQscwP/PSovBFyemWRpR7fgJh+GD67iMmRhaBaajlnc+SuCdXA7S2?= =?us-ascii?Q?ugS+4HnUGyRPp3nH75qgTR4q/J90MiZVPkpT46VgTabWmEY1i0F6Td3agTmL?= =?us-ascii?Q?qO1JTd5mey7zkx42eIRpaWAbq4M4OEg14b6v4LbtkVIAcA7eZTP3miG3ieRn?= =?us-ascii?Q?gvlT5eFmuz60jxzFwPmuFy4avr4obC+mXEkBNjkE8W0sX5Ba7BkMusG3/63X?= =?us-ascii?Q?HWmlwIluaXtjEOHtAkYn2zAQfm+1jsLhq8se/z5KpxCp0Ht5qwmipog2/tFd?= =?us-ascii?Q?AtwOzRxuQgsLLkOKA2rO1YZXpqYFCBwfK7z6UvIwqrm6gmQ0161CPM5j8+0V?= =?us-ascii?Q?quZZdRp+sm9eNcLFaXv3OJMEkJe4ITEEJ3Gz+3vH/3q0EvlnU4+F1xlaToy/?= =?us-ascii?Q?4Pn73YKs4Awz1pE6O9x5Zr200iQ6AHo5/cymnBz?= X-Microsoft-Exchange-Diagnostics: 1; BN3PR03MB1480; 5:5D9UnRKLUCgvVmQZU+FNMUmECT5O6StBjRjRvs1BPTV0+g3wVwvkUHMXafP46KqzdAb4SZlUKTnFkF+g50MMFHET6Ew2wrc4dc2IyQsDFamA6LU/33EF27CDIOhVFpcqsiDhVVhQPUQJu6ksF/sBUQ==; 24:KozqVRnJRcGo6Vl+t8ls41uAe+mHrRiQxTFcSrtuZz56OBJxTaGX9YxsTt/5nsBeRTVXLVUjfPc6Nk7GgUY1OkFlGypxtbTWV6pMUKiqAU4=; 20:YAa8nEMft2iD0Y4cAghL9wCxC65AoVfn4jbi1c7WbYPOkkqXjJPRiClHhNSu/F1qq+PNtoy97KlFC3CR3/8geQ== X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Sep 2015 07:05:53.2531 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d; Ip=[192.88.158.2]; Helo=[az84smr01.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN3PR03MB1480 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20150904_000617_077204_E7FC7660 X-CRM114-Status: GOOD ( 15.46 ) X-Spam-Score: -1.9 (-) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Yangbo Lu , Shaohui Xie , Alison Wang , bhupesh.sharma@freescale.com, Catalin.Marinas@arm.com, will.deacon@arm.com, Scott Wood , Minghuan Lian , Liu Gang , olof@lixom.net, Nikhil Badola , bhupesh.linux@gmail.com, Jaiprakash Singh Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAD_ENC_HEADER,BAYES_00, RCVD_IN_DNSWL_MED, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch updates the LS2085a DTSI (DTS Include) file to add support for various peripherals supported by FSL LS2085a SoC, for e.g.: - USB 3.0 Host - PMU - CCN-504 - Watchdog - SATA - SPI - PCIe - etc. Signed-off-by: Bhupesh Sharma Signed-off-by: Jaiprakash Singh Signed-off-by: Alison Wang Signed-off-by: Liu Gang Signed-off-by: Minghuan Lian Signed-off-by: Shaohui Xie Signed-off-by: Nikhil Badola Signed-off-by: Yangbo Lu Signed-off-by: Scott Wood --- arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi | 469 +++++++++++++++++++++++- 1 file changed, 459 insertions(+), 10 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi index 333d942..5fee0a7 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi @@ -20,11 +20,6 @@ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * - * You should have received a copy of the GNU General Public - * License along with this library; if not, write to the Free - * Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, - * MA 02110-1301 USA - * * Or, alternatively, * * b) Permission is hereby granted, free of charge, to any person @@ -71,48 +66,56 @@ device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x0>; + clocks = <&clockgen 1 0>; }; cpu@1 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x1>; + clocks = <&clockgen 1 0>; }; cpu@100 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x100>; + clocks = <&clockgen 1 1>; }; cpu@101 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x101>; + clocks = <&clockgen 1 1>; }; cpu@200 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x200>; + clocks = <&clockgen 1 2>; }; cpu@201 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x201>; + clocks = <&clockgen 1 2>; }; cpu@300 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x300>; + clocks = <&clockgen 1 3>; }; cpu@301 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x301>; + clocks = <&clockgen 1 3>; }; }; @@ -122,13 +125,44 @@ /* DRAM space - 1, size : 2 GB DRAM */ }; + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = <1 7 0x8>; /* PMU PPI, Level low type */ + }; + gic: interrupt-controller@6000000 { compatible = "arm,gic-v3"; reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ - <0x0 0x06100000 0 0x100000>; /* GICR (RD_base + SGI_base) */ + <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */ + <0x0 0x0c0c0000 0 0x2000>, /* GICC */ + <0x0 0x0c0d0000 0 0x1000>, /* GICH */ + <0x0 0x0c0e0000 0 0x20000>; /* GICV */ #interrupt-cells = <3>; + #address-cells = <2>; + #size-cells = <2>; + ranges; interrupt-controller; interrupts = <1 9 0x4>; + + its: gic-its@6020000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x6020000 0 0x20000>; + }; + }; + + clockgen: clocking@1300000 { + compatible = "fsl,ls2080a-clockgen"; + reg = <0 0x1300000 0 0xa0000>; + #clock-cells = <2>; + clocks = <&sysclk>; + + sysclk: sysclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <100000000>; + clock-output-names = "sysclk"; + }; }; timer { @@ -139,25 +173,440 @@ <1 10 0x8>; /* Hypervisor PPI, active-low */ }; + amba { + compatible = "arm,amba-bus"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + cluster1_core0_watchdog: wdt@c000000 { + compatible = "arm,primecell"; + reg = <0x0 0xc000000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + + cluster1_core1_watchdog: wdt@c010000 { + compatible = "arm,primecell"; + reg = <0x0 0xc010000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + + cluster2_core0_watchdog: wdt@c100000 { + compatible = "arm,primecell"; + reg = <0x0 0xc100000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + + cluster2_core1_watchdog: wdt@c110000 { + compatible = "arm,primecell"; + reg = <0x0 0xc110000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + + cluster3_core0_watchdog: wdt@c200000 { + compatible = "arm,primecell"; + reg = <0x0 0xc200000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + + cluster3_core1_watchdog: wdt@c210000 { + compatible = "arm,primecell"; + reg = <0x0 0xc210000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + + cluster4_core0_watchdog: wdt@c300000 { + compatible = "arm,primecell"; + reg = <0x0 0xc300000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + + cluster4_core1_watchdog: wdt@c310000 { + compatible = "arm,primecell"; + reg = <0x0 0xc310000 0x0 0x1000>; + interrupts = <1 12 0x8>; /* PPI, Level low type */ + clocks = <&clockgen 4 3>; + clock-names = "apb_pclk"; + }; + }; + serial0: serial@21c0500 { device_type = "serial"; compatible = "fsl,ns16550", "ns16550a"; reg = <0x0 0x21c0500 0x0 0x100>; - clock-frequency = <0>; /* Updated by bootloader */ - interrupts = <0 32 0x1>; /* edge triggered */ + clocks = <&clockgen 4 3>; + interrupts = <0 32 0x4>; /* Level high type */ }; serial1: serial@21c0600 { device_type = "serial"; compatible = "fsl,ns16550", "ns16550a"; reg = <0x0 0x21c0600 0x0 0x100>; - clock-frequency = <0>; /* Updated by bootloader */ - interrupts = <0 32 0x1>; /* edge triggered */ + clocks = <&clockgen 4 3>; + interrupts = <0 32 0x4>; /* Level high type */ }; fsl_mc: fsl-mc@80c000000 { compatible = "fsl,qoriq-mc"; + #stream-id-cells = <2>; reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */ <0x00000000 0x08340000 0 0x40000>; /* MC control reg */ + lpi-parent = <&its>; + }; + + smmu: iommu@5000000 { + compatible = "arm,mmu-500"; + reg = <0 0x5000000 0 0x800000>; + #global-interrupts = <12>; + interrupts = <0 13 4>, /* global secure fault */ + <0 14 4>, /* combined secure interrupt */ + <0 15 4>, /* global non-secure fault */ + <0 16 4>, /* combined non-secure interrupt */ + /* performance counter interrupts 0-7 */ + <0 211 4>, + <0 212 4>, + <0 213 4>, + <0 214 4>, + <0 215 4>, + <0 216 4>, + <0 217 4>, + <0 218 4>, + /* per context interrupt, 64 interrupts */ + <0 146 4>, + <0 147 4>, + <0 148 4>, + <0 149 4>, + <0 150 4>, + <0 151 4>, + <0 152 4>, + <0 153 4>, + <0 154 4>, + <0 155 4>, + <0 156 4>, + <0 157 4>, + <0 158 4>, + <0 159 4>, + <0 160 4>, + <0 161 4>, + <0 162 4>, + <0 163 4>, + <0 164 4>, + <0 165 4>, + <0 166 4>, + <0 167 4>, + <0 168 4>, + <0 169 4>, + <0 170 4>, + <0 171 4>, + <0 172 4>, + <0 173 4>, + <0 174 4>, + <0 175 4>, + <0 176 4>, + <0 177 4>, + <0 178 4>, + <0 179 4>, + <0 180 4>, + <0 181 4>, + <0 182 4>, + <0 183 4>, + <0 184 4>, + <0 185 4>, + <0 186 4>, + <0 187 4>, + <0 188 4>, + <0 189 4>, + <0 190 4>, + <0 191 4>, + <0 192 4>, + <0 193 4>, + <0 194 4>, + <0 195 4>, + <0 196 4>, + <0 197 4>, + <0 198 4>, + <0 199 4>, + <0 200 4>, + <0 201 4>, + <0 202 4>, + <0 203 4>, + <0 204 4>, + <0 205 4>, + <0 206 4>, + <0 207 4>, + <0 208 4>, + <0 209 4>; + mmu-masters = <&fsl_mc 0x300 0>; + }; + + dspi: dspi@2100000 { + compatible = "fsl,vf610-dspi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2100000 0x0 0x10000>; + interrupts = <0 26 0x4>; /* Level high type */ + tcfq-mode; + clocks = <&clockgen 4 3>; + clock-names = "dspi"; + spi-num-chipselects = <5>; + bus-num = <0>; + spi-cpol; + spi-cpha; + }; + + esdhc: esdhc@2140000 { + compatible = "fsl,ls2080a-esdhc", "fsl,esdhc"; + reg = <0x0 0x2140000 0x0 0x10000>; + interrupts = <0 28 0x4>; /* Level high type */ + clock-frequency = <0>; /* Updated by bootloader */ + voltage-ranges = <1800 1800 3300 3300>; + sdhci,auto-cmd12; + little-endian; + bus-width = <4>; + }; + + gpio0: gpio@2300000 { + compatible = "fsl,ls2080a-gpio"; + reg = <0x0 0x2300000 0x0 0x10000>; + interrupts = <0 36 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio1: gpio@2310000 { + compatible = "fsl,ls2080a-gpio"; + reg = <0x0 0x2310000 0x0 0x10000>; + interrupts = <0 36 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio2: gpio@2320000 { + compatible = "fsl,ls2080a-gpio"; + reg = <0x0 0x2320000 0x0 0x10000>; + interrupts = <0 37 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio3: gpio@2330000 { + compatible = "fsl,ls2080a-gpio"; + reg = <0x0 0x2330000 0x0 0x10000>; + interrupts = <0 37 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + i2c0: i2c@2000000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2000000 0x0 0x10000>; + interrupts = <0 34 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c1: i2c@2010000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2010000 0x0 0x10000>; + interrupts = <0 34 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c2: i2c@2020000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2020000 0x0 0x10000>; + interrupts = <0 35 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c3: i2c@2030000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2030000 0x0 0x10000>; + interrupts = <0 35 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + ifc: ifc@2240000 { + compatible = "fsl,ifc", "simple-bus"; + reg = <0x0 0x2240000 0x0 0x20000>; + interrupts = <0 21 0x4>; /* Level high type */ + little-endian; + #address-cells = <2>; + #size-cells = <1>; + + ranges = <0 0 0x5 0x80000000 0x08000000 + 2 0 0x5 0x30000000 0x00010000 + 3 0 0x5 0x20000000 0x00010000>; + }; + + qspi: quadspi@20c0000 { + compatible = "fsl,vf610-qspi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x20c0000 0x0 0x10000>, + <0x0 0x20000000 0x0 0x10000000>; + reg-names = "QuadSPI", "QuadSPI-memory"; + interrupts = <0 25 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>, <&clockgen 4 3>; + clock-names = "qspi_en", "qspi"; + }; + + pcie@3400000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */ + 0x10 0x00000000 0x0 0x00001000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 108 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x10 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x10 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 109 4>, + <0000 0 0 2 &gic 0 0 0 110 4>, + <0000 0 0 3 &gic 0 0 0 111 4>, + <0000 0 0 4 &gic 0 0 0 112 4>; + }; + + pcie@3500000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ + 0x12 0x00000000 0x0 0x00001000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 113 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x12 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x12 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 114 4>, + <0000 0 0 2 &gic 0 0 0 115 4>, + <0000 0 0 3 &gic 0 0 0 116 4>, + <0000 0 0 4 &gic 0 0 0 117 4>; + }; + + pcie@3600000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */ + 0x14 0x00000000 0x0 0x00001000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 118 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <8>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x14 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x14 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 119 4>, + <0000 0 0 2 &gic 0 0 0 120 4>, + <0000 0 0 3 &gic 0 0 0 121 4>, + <0000 0 0 4 &gic 0 0 0 122 4>; + }; + + pcie@3700000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03700000 0x0 0x00100000 /* controller registers */ + 0x16 0x00000000 0x0 0x00001000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 123 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x16 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x16 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 124 4>, + <0000 0 0 2 &gic 0 0 0 125 4>, + <0000 0 0 3 &gic 0 0 0 126 4>, + <0000 0 0 4 &gic 0 0 0 127 4>; + }; + + sata0: sata@3200000 { + compatible = "fsl,ls2080a-ahci", "fsl,ls1021a-ahci"; + reg = <0x0 0x3200000 0x0 0x10000>; + interrupts = <0 133 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + }; + + sata1: sata@3210000 { + compatible = "fsl,ls2080a-ahci", "fsl,ls1021a-ahci"; + reg = <0x0 0x3210000 0x0 0x10000>; + interrupts = <0 136 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + }; + + usb0: usb3@3100000 { + compatible = "snps,dwc3"; + reg = <0x0 0x3100000 0x0 0x10000>; + interrupts = <0 80 0x4>; /* Level high type */ + dr_mode = "host"; + }; + + usb1: usb3@3110000 { + compatible = "snps,dwc3"; + reg = <0x0 0x3110000 0x0 0x10000>; + interrupts = <0 81 0x4>; /* Level high type */ + dr_mode = "host"; + }; + + ccn@4000000 { + compatible = "arm,ccn-504"; + reg = <0x0 0x04000000 0x0 0x01000000>; + interrupts = <0 12 4>; }; };