From patchwork Fri Oct 23 19:31:57 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "bhupesh.sharma@freescale.com" X-Patchwork-Id: 7478241 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 172029F36A for ; Fri, 23 Oct 2015 20:00:07 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id A26C7209DE for ; Fri, 23 Oct 2015 20:00:05 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 082E7209D0 for ; Fri, 23 Oct 2015 20:00:04 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1ZpiTZ-0001dg-2h; Fri, 23 Oct 2015 19:58:09 +0000 Received: from mail-bn1on0146.outbound.protection.outlook.com ([157.56.110.146] helo=na01-bn1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1ZpiPg-0005rG-Vr for linux-arm-kernel@lists.infradead.org; Fri, 23 Oct 2015 19:54:18 +0000 Received: from BY2PR03CA053.namprd03.prod.outlook.com (10.141.249.26) by BN3PR0301MB0868.namprd03.prod.outlook.com (10.160.155.142) with Microsoft SMTP Server (TLS) id 15.1.300.14; Fri, 23 Oct 2015 19:53:46 +0000 Received: from BN1BFFO11FD052.protection.gbl (2a01:111:f400:7c10::1:112) by BY2PR03CA053.outlook.office365.com (2a01:111:e400:2c5d::26) with Microsoft SMTP Server (TLS) id 15.1.306.13 via Frontend Transport; Fri, 23 Oct 2015 19:53:45 +0000 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=freescale.com; freescale.mail.onmicrosoft.com; dkim=none (message not signed) header.d=none; freescale.mail.onmicrosoft.com; dmarc=none action=none header.from=freescale.com; Received-SPF: Fail (protection.outlook.com: domain of freescale.com does not designate 192.88.168.50 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.168.50; helo=tx30smr01.am.freescale.net; Received: from tx30smr01.am.freescale.net (192.88.168.50) by BN1BFFO11FD052.mail.protection.outlook.com (10.58.145.7) with Microsoft SMTP Server (TLS) id 15.1.306.13 via Frontend Transport; Fri, 23 Oct 2015 19:53:44 +0000 Received: from localhost.localdomain ([10.214.249.245]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id t9NJpab7005311; Fri, 23 Oct 2015 12:53:37 -0700 From: Bhupesh Sharma To: , , , , , Subject: [PATCH v4 08/12] dts/ls2080a: Update DTSI to add support of various peripherals Date: Sat, 24 Oct 2015 01:01:57 +0530 Message-ID: <1445628721-10483-9-git-send-email-bhupesh.sharma@freescale.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1445628721-10483-1-git-send-email-bhupesh.sharma@freescale.com> References: <1445628721-10483-1-git-send-email-bhupesh.sharma@freescale.com> X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BN1BFFO11FD052; 1:h3W0xPBnjiGzlEB0gl4Ao/+JxH1jeEUMwj6dR82KKfNc3W37bHHnO9w441xn5nM/cS4tjkmfsfK4blZTDpxLpNaC2nVCIGTCGZGqZ4zjeBBlKK+AVzYortmLEZk2WG3YWL6Eyysl0FWgNji+EEw5uCo1n4do+Mt2rLFVeJ95fcbJ+FUboIS5veu/u4HtN6kp71yK1mw4nL/XIR5KmQLaPc1cp9NZHXso6KVbvmRHzXCk1NoVRJlBbbqW2aUjykfkkLZRITvPQh4/suRJxnMg4Myrel1ogNmY06RfEGdApt+vbXqFhGEp+i5DVwrnaTAHmuJSokFC651/FwndDGDvCRUMrGjtSySU/pusFvCKyusJTpqdJsAfI8tiBmzNJnNscdj6fXpSYNlvhNIKkm3UbA== X-Forefront-Antispam-Report: CIP:192.88.168.50; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10019020)(6009001)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(5003940100001)(189998001)(77096005)(6806005)(5001960100002)(2950100001)(107886002)(104016004)(47776003)(85426001)(49486002)(5007970100001)(105606002)(50226001)(87936001)(5008740100001)(19580405001)(50986999)(86362001)(76176999)(575784001)(36756003)(97736004)(106466001)(81156007)(2201001)(48376002)(92566002)(229853001)(5001770100001)(50466002)(33646002)(19580395003)(4001430100001); DIR:OUT; SFP:1102; SCL:1; SRVR:BN3PR0301MB0868; H:tx30smr01.am.freescale.net; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; MIME-Version: 1.0 X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0868; 2:aZ7UD/3PfNSPTUujF9rTApiVVnb4TO4qLlji2nqmGAT1t4vdOsAv9k1TG/gbKZ533VYTDlLVHdkKNw2taRnlKueMKiGqRtFUD5F76b3JqJoAb/a9vtoY74QeR47cZYWAvLbIh7kqoICCZl4/MQte0Ewofmke3ZOxMk5N+WXyCWM=; 3:veAVnAzTO74cU136e13RM+VEhAe0APMOHX9EqdjN64Ou6swfnlgQvH+IgijT6fKJKiMQjgQ8UaYDGhPFW0Va3pqDRSAgd+lY4O66tOsBKhtwYGDr2eV198wkip1RmXOZ7wUXPC1ILYPrGaVSzSZNWZEaq8T8PlCdJNTVkpdujlBsooNbcZ400tqqqMW8Wt8AVZhnQnvMI7qsB+6QrUYDgP3B8RSJDnfBxP/VUBcqcZ4=; 25:H21jjxqexrq0/MbgsglHEbonyFH2X1otT5QjN8GOmLJWMD0lKt7MGDWn6I4z2K5/orrABaMySKs5a9kg3426cp0DIpk28Xe1X8NKLVgAtGHYpS4AelzeDqZIZtNTT1ky0AkK6VqLsoqq4DODLB0g7LgR2tKiSwbOAplaLcbk4kcdsJgjOl8I80eRXMKh2lLGbctPoZlni657RCMRwXkfoiibLbJmjUnJGfoX+ziqhToal7KNrdoa8aVfs1njY0S5 X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN3PR0301MB0868; X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0868; 20:bA0+nxzbu/jKTY1YOwMPpu+F6j9iPDDhnbjv8fTGrymcIsSOlIZqIcF5ZvUfgtpXmi0j0Y6aV6BGLwXfmoeR0W99fGLkhPt7ADKXncBPqB53rjL0MywQNFYkTER8Lt3fawFKWbBVAX1DFnCL4Iz9h8czwuedMbqMm2ZohwGcJWQklowCLDloWKbi62kqptyUHlzSwQ9RCFriKCv1Ow9/ERQ+nyAxRPGHUdMoCLTG2jcqPeXHURj5rHCk59TyBsNYpvvHrOfQ8I8IzMbK7z6BomUV2JOaO0HUhOTZ1Qc61MJuH2NYdLcUCuPI0naJVrWFSU35ncmmMeoD/9GVufAyOGex4P/9CxFuu5XMNhVaXuk=; 4:dkEfbPPq4gQTIeMNJ4lIFuxe1yVsSLtRKUM0IjTv2Imp32X/SKtVobqbu10t09EjlPuKyk9N+jm6tOy4IG40FuEt5fbDAQiCbYgLbbtcN+2yAgstriqn8XGMP02txoh/kQ2TuIxcZvCu/ZT2pLZsv599LZwqKQJghowypS7ISq9Q8dvUq7PkUa0rQcUYYlymTVXw0uCWN4xTIXYHOp0HeuapOjV4T/TLZz/0g2FT7jXnNA2WcG23hm4mbklREKJn2z8YgwSCwZ15qKHYfNMKvqBNDTHzhKuCABCh8hGuFjJTnm1jO13gCbfl3PqlK91bZVLS0xKM0M9k4FpOwpPZZUxv4zdSDue6AIms3pGiW132KcmI12WfzrsTRKLHs69D X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(101931422205132); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(8121501046)(5005006)(520078)(3002001)(102215026); SRVR:BN3PR0301MB0868; BCL:0; PCL:0; RULEID:; SRVR:BN3PR0301MB0868; X-Forefront-PRVS: 0738AF4208 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN3PR0301MB0868; 23:zSywsWfNpaio70KU0haNMNGxeXDdYooqxVq9Ce3?= =?us-ascii?Q?WBqkPuVOdS9oYdRBHnSnAJEscQTSATTjkZpP7tFSuhzy/W6kUCgDvjr89r6f?= =?us-ascii?Q?OeaF9FfT2qCb9iOCeJ9jhjl8n8/Qo7LjGUaD0iHanN/n/ifxz/LRhZ9SUhab?= =?us-ascii?Q?uJSmAFmZWcxVxyvSA8xqTYGIKRE+PzjqeDUjHhQ8hQdbcEpIGDltU6iM75hG?= =?us-ascii?Q?kDkJCqSi+VN2OD+PcQ9xMxaFQN+wrEcAPBQXLNh46/hIxGVIwNGlFTXVWJ2Z?= =?us-ascii?Q?tsBZmmoKdskdmUm65M1dSsuW9fsAcu8HLbCGgD7cuGdITtaJiuQ+HgROqO+0?= =?us-ascii?Q?+jTBj4AbVN9NtGkao65Gfp/iRMYvzZKkH+CgPoBtvdvU444tpAd17ZoJ2caf?= =?us-ascii?Q?dZMzIHk2dG9kFDsQix3TVqdmB3zxArSW5B/8JNDxn547YOlWjf/OL0WhbUki?= =?us-ascii?Q?m1MnHnTs4hAcTbLL/LoguHNsxDkwwH/G4UbQhnHGTUhpe4gxck79FU3gm1kt?= =?us-ascii?Q?vkM52NIW49ViHEy+/sTqLrvsV9SXVKjSqNR2y1hKYoYNKQl8yc2kFzP0dUC6?= =?us-ascii?Q?8HIjY3PAS7AU+AcxGTKquj8N2xxNHYQKALCAH1krT6vQ5DQkNb+owSrIsHnC?= =?us-ascii?Q?r+HyRz14AW5v8cFMUaW57G8p+YuiLlGBnTQ1aK03doOmaj7rBNDuvH2qZp3D?= =?us-ascii?Q?zUE7rFfjpsE8Pk3KwmW2uwJJJk4OFEnI2jIznte3nisc8rD+EA/xqgIPXrih?= =?us-ascii?Q?teT76Xq1pqB98tEBujeMReHWET28YOHAJ0QzJBwkFnzttFalbroWfYHqAq4/?= =?us-ascii?Q?OFvU+k9S4HGWJXn7sH5c7FqV67r2qNl+XJx3Yz2Nkh2iCRXGJkonJtOehZM4?= =?us-ascii?Q?mG0E+9Hh3Ovp3GQvX+SzvwHXKQ2f8AviF8+15EnTtRwR4h+z6EK1nENFBu3M?= =?us-ascii?Q?UUzAcfOY/X3KOwk6dnysrptskViNVkBN8ByyZkkpzr0ZarVy0DJdkuiuQYAc?= =?us-ascii?Q?5HtlsNJug8zgsDR9myazE/zG1wKEbjyWZJ8rIB2AXBki3ffxED0DhszFtMgx?= =?us-ascii?Q?w1wQZ+xxwCNJj5gvP+1DbHOhquQ2PYEURRSwAW0vmICfhFiIxuC67BTA1BmC?= =?us-ascii?Q?Xr05AavUY7e0=3D?= X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0868; 5:W/p4wFyFmokmoSygE/mgiYLKiBR2T5g2KmFaVXPXaGe3iMkMwNjHoxV6O1Cm6zjdgkmUYisrTZ63U6KZaQaenT0/BtF8LP+oPpfUFSTiECOehaJBrDkPtIwXUZ4VDNI9THJs4Myd4cTYSMsdsCBJ5g==; 24:c34y1+ZKUX0hUDWYPGzFbMQXzxwm15/HZYYTDWv+dlFbZQMGNuTVt65WbPm0C/l57bGH0pywmjyp/gaNfM1vAHsAkX/UpnynCIkyIt+cfVU=; 20:7esKR0TWJYQStKUV0Y1ZMF7EcJC96SRZ6B1OnFeTHJnthIINZ5BYMczpCd1DOAHvBf452R88XXrkvN+PnIG5eQ== X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Oct 2015 19:53:44.4929 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d; Ip=[192.88.168.50]; Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN3PR0301MB0868 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20151023_125409_684872_3B04045F X-CRM114-Status: GOOD ( 19.26 ) X-Spam-Score: -1.9 (-) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Yangbo Lu , LeoLi@freescale.com, Shaohui Xie , Alison Wang , bhupesh.sharma@freescale.com, Catalin.Marinas@arm.com, will.deacon@arm.com, stuart.yoder@freescale.com, Minghuan Lian , Liu Gang , scottwood@freescale.com, bhupesh.linux@gmail.com, Jaiprakash Singh Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAD_ENC_HEADER,BAYES_00, RCVD_IN_DNSWL_MED, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch updates the LS2080a DTSI (DTS Include) file to add support for the following peripherals: - USB 3.0 Host - PMU - CCN-504 - SATA - SPI - PCIe Signed-off-by: Bhupesh Sharma Signed-off-by: Jaiprakash Singh Signed-off-by: Alison Wang Signed-off-by: Liu Gang Signed-off-by: Minghuan Lian Signed-off-by: Shaohui Xie Signed-off-by: Yangbo Lu Signed-off-by: Scott Wood --- arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi | 393 ++++++++++++++++++++++-- 1 file changed, 375 insertions(+), 18 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi index 9597edf..7247ea4 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi @@ -71,48 +71,56 @@ device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x0>; + clocks = <&clockgen 1 0>; }; cpu@1 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x1>; + clocks = <&clockgen 1 0>; }; cpu@100 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x100>; + clocks = <&clockgen 1 1>; }; cpu@101 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x101>; + clocks = <&clockgen 1 1>; }; cpu@200 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x200>; + clocks = <&clockgen 1 2>; }; cpu@201 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x201>; + clocks = <&clockgen 1 2>; }; cpu@300 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x300>; + clocks = <&clockgen 1 3>; }; cpu@301 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x301>; + clocks = <&clockgen 1 3>; }; }; @@ -122,13 +130,32 @@ /* DRAM space - 1, size : 2 GB DRAM */ }; + sysclk: sysclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <100000000>; + clock-output-names = "sysclk"; + }; + gic: interrupt-controller@6000000 { compatible = "arm,gic-v3"; reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ - <0x0 0x06100000 0 0x100000>; /* GICR (RD_base + SGI_base) */ + <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */ + <0x0 0x0c0c0000 0 0x2000>, /* GICC */ + <0x0 0x0c0d0000 0 0x1000>, /* GICH */ + <0x0 0x0c0e0000 0 0x20000>; /* GICV */ #interrupt-cells = <3>; + #address-cells = <2>; + #size-cells = <2>; + ranges; interrupt-controller; interrupts = <1 9 0x4>; + + its: gic-its@6020000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x6020000 0 0x20000>; + }; }; timer { @@ -139,25 +166,355 @@ <1 10 0x8>; /* Hypervisor PPI, active-low */ }; - serial0: serial@21c0500 { - device_type = "serial"; - compatible = "fsl,ns16550", "ns16550a"; - reg = <0x0 0x21c0500 0x0 0x100>; - clock-frequency = <0>; /* Updated by bootloader */ - interrupts = <0 32 0x1>; /* edge triggered */ + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = <1 7 0x8>; /* PMU PPI, Level low type */ }; - serial1: serial@21c0600 { - device_type = "serial"; - compatible = "fsl,ns16550", "ns16550a"; - reg = <0x0 0x21c0600 0x0 0x100>; - clock-frequency = <0>; /* Updated by bootloader */ - interrupts = <0 32 0x1>; /* edge triggered */ - }; + soc { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + clockgen: clocking@1300000 { + compatible = "fsl,ls2080a-clockgen"; + reg = <0 0x1300000 0 0xa0000>; + #clock-cells = <2>; + clocks = <&sysclk>; + }; + + serial0: serial@21c0500 { + compatible = "fsl,ns16550", "ns16550a"; + reg = <0x0 0x21c0500 0x0 0x100>; + clocks = <&clockgen 4 3>; + interrupts = <0 32 0x4>; /* Level high type */ + }; + + serial1: serial@21c0600 { + compatible = "fsl,ns16550", "ns16550a"; + reg = <0x0 0x21c0600 0x0 0x100>; + clocks = <&clockgen 4 3>; + interrupts = <0 32 0x4>; /* Level high type */ + }; + + fsl_mc: fsl-mc@80c000000 { + compatible = "fsl,qoriq-mc"; + reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */ + <0x00000000 0x08340000 0 0x40000>; /* MC control reg */ + }; - fsl_mc: fsl-mc@80c000000 { - compatible = "fsl,qoriq-mc"; - reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */ - <0x00000000 0x08340000 0 0x40000>; /* MC control reg */ + smmu: iommu@5000000 { + compatible = "arm,mmu-500"; + reg = <0 0x5000000 0 0x800000>; + #global-interrupts = <12>; + interrupts = <0 13 4>, /* global secure fault */ + <0 14 4>, /* combined secure interrupt */ + <0 15 4>, /* global non-secure fault */ + <0 16 4>, /* combined non-secure interrupt */ + /* performance counter interrupts 0-7 */ + <0 211 4>, <0 212 4>, + <0 213 4>, <0 214 4>, + <0 215 4>, <0 216 4>, + <0 217 4>, <0 218 4>, + /* per context interrupt, 64 interrupts */ + <0 146 4>, <0 147 4>, + <0 148 4>, <0 149 4>, + <0 150 4>, <0 151 4>, + <0 152 4>, <0 153 4>, + <0 154 4>, <0 155 4>, + <0 156 4>, <0 157 4>, + <0 158 4>, <0 159 4>, + <0 160 4>, <0 161 4>, + <0 162 4>, <0 163 4>, + <0 164 4>, <0 165 4>, + <0 166 4>, <0 167 4>, + <0 168 4>, <0 169 4>, + <0 170 4>, <0 171 4>, + <0 172 4>, <0 173 4>, + <0 174 4>, <0 175 4>, + <0 176 4>, <0 177 4>, + <0 178 4>, <0 179 4>, + <0 180 4>, <0 181 4>, + <0 182 4>, <0 183 4>, + <0 184 4>, <0 185 4>, + <0 186 4>, <0 187 4>, + <0 188 4>, <0 189 4>, + <0 190 4>, <0 191 4>, + <0 192 4>, <0 193 4>, + <0 194 4>, <0 195 4>, + <0 196 4>, <0 197 4>, + <0 198 4>, <0 199 4>, + <0 200 4>, <0 201 4>, + <0 202 4>, <0 203 4>, + <0 204 4>, <0 205 4>, + <0 206 4>, <0 207 4>, + <0 208 4>, <0 209 4>; + mmu-masters = <&fsl_mc 0x300 0>; + }; + + dspi: dspi@2100000 { + status = "disabled"; + compatible = "fsl,vf610-dspi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2100000 0x0 0x10000>; + interrupts = <0 26 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + clock-names = "dspi"; + spi-num-chipselects = <5>; + bus-num = <0>; + }; + + esdhc: esdhc@2140000 { + status = "disabled"; + compatible = "fsl,ls2080a-esdhc", "fsl,esdhc"; + reg = <0x0 0x2140000 0x0 0x10000>; + interrupts = <0 28 0x4>; /* Level high type */ + clock-frequency = <0>; /* Updated by bootloader */ + voltage-ranges = <1800 1800 3300 3300>; + sdhci,auto-cmd12; + bus-width = <4>; + }; + + gpio0: gpio@2300000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2300000 0x0 0x10000>; + interrupts = <0 36 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio1: gpio@2310000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2310000 0x0 0x10000>; + interrupts = <0 36 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio2: gpio@2320000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2320000 0x0 0x10000>; + interrupts = <0 37 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio3: gpio@2330000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2330000 0x0 0x10000>; + interrupts = <0 37 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + i2c0: i2c@2000000 { + status = "disabled"; + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2000000 0x0 0x10000>; + interrupts = <0 34 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c1: i2c@2010000 { + status = "disabled"; + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2010000 0x0 0x10000>; + interrupts = <0 34 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c2: i2c@2020000 { + status = "disabled"; + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2020000 0x0 0x10000>; + interrupts = <0 35 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c3: i2c@2030000 { + status = "disabled"; + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2030000 0x0 0x10000>; + interrupts = <0 35 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + ifc: ifc@2240000 { + compatible = "fsl,ifc", "simple-bus"; + reg = <0x0 0x2240000 0x0 0x20000>; + interrupts = <0 21 0x4>; /* Level high type */ + little-endian; + #address-cells = <2>; + #size-cells = <1>; + + ranges = <0 0 0x5 0x80000000 0x08000000 + 2 0 0x5 0x30000000 0x00010000 + 3 0 0x5 0x20000000 0x00010000>; + }; + + qspi: quadspi@20c0000 { + status = "disabled"; + compatible = "fsl,vf610-qspi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x20c0000 0x0 0x10000>, + <0x0 0x20000000 0x0 0x10000000>; + reg-names = "QuadSPI", "QuadSPI-memory"; + interrupts = <0 25 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>, <&clockgen 4 3>; + clock-names = "qspi_en", "qspi"; + }; + + pcie@3400000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */ + 0x10 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 108 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x10 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x10 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 109 4>, + <0000 0 0 2 &gic 0 0 0 110 4>, + <0000 0 0 3 &gic 0 0 0 111 4>, + <0000 0 0 4 &gic 0 0 0 112 4>; + }; + + pcie@3500000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ + 0x12 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 113 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x12 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x12 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 114 4>, + <0000 0 0 2 &gic 0 0 0 115 4>, + <0000 0 0 3 &gic 0 0 0 116 4>, + <0000 0 0 4 &gic 0 0 0 117 4>; + }; + + pcie@3600000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */ + 0x14 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 118 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <8>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x14 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x14 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 119 4>, + <0000 0 0 2 &gic 0 0 0 120 4>, + <0000 0 0 3 &gic 0 0 0 121 4>, + <0000 0 0 4 &gic 0 0 0 122 4>; + }; + + pcie@3700000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03700000 0x0 0x00100000 /* controller registers */ + 0x16 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 123 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x16 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x16 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 124 4>, + <0000 0 0 2 &gic 0 0 0 125 4>, + <0000 0 0 3 &gic 0 0 0 126 4>, + <0000 0 0 4 &gic 0 0 0 127 4>; + }; + + sata0: sata@3200000 { + status = "disabled"; + compatible = "fsl,ls2080a-ahci"; + reg = <0x0 0x3200000 0x0 0x10000>; + interrupts = <0 133 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + }; + + sata1: sata@3210000 { + status = "disabled"; + compatible = "fsl,ls2080a-ahci"; + reg = <0x0 0x3210000 0x0 0x10000>; + interrupts = <0 136 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + }; + + usb0: usb3@3100000 { + status = "disabled"; + compatible = "snps,dwc3"; + reg = <0x0 0x3100000 0x0 0x10000>; + interrupts = <0 80 0x4>; /* Level high type */ + dr_mode = "host"; + }; + + usb1: usb3@3110000 { + status = "disabled"; + compatible = "snps,dwc3"; + reg = <0x0 0x3110000 0x0 0x10000>; + interrupts = <0 81 0x4>; /* Level high type */ + dr_mode = "host"; + }; + + ccn@4000000 { + compatible = "arm,ccn-504"; + reg = <0x0 0x04000000 0x0 0x01000000>; + interrupts = <0 12 4>; + }; }; };