From patchwork Tue Jan 12 07:24:34 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andi Shyti X-Patchwork-Id: 8014331 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 4324EBEEE5 for ; Tue, 12 Jan 2016 07:27:27 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 529A82034B for ; Tue, 12 Jan 2016 07:27:26 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7E29B2035B for ; Tue, 12 Jan 2016 07:27:25 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1aItKr-0006Oy-Pz; Tue, 12 Jan 2016 07:25:45 +0000 Received: from mailout1.samsung.com ([203.254.224.24]) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1aItKo-0006MD-Fv for linux-arm-kernel@lists.infradead.org; Tue, 12 Jan 2016 07:25:43 +0000 Received: from epcpsbgr5.samsung.com (u145.gpu120.samsung.co.kr [203.254.230.145]) by mailout1.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTP id <0O0T01460WM7KM90@mailout1.samsung.com> for linux-arm-kernel@lists.infradead.org; Tue, 12 Jan 2016 16:25:19 +0900 (KST) Received: from epcpsbgm1new.samsung.com ( [172.20.52.113]) by epcpsbgr5.samsung.com (EPCPMTA) with SMTP id 70.97.04790.F5AA4965; Tue, 12 Jan 2016 16:25:19 +0900 (KST) X-AuditID: cbfee691-f79766d0000012b6-4b-5694aa5fb331 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1new.samsung.com (EPCPMTA) with SMTP id 21.FD.13906.F5AA4965; Tue, 12 Jan 2016 16:25:19 +0900 (KST) Received: from samsunx.samsung ([10.113.63.54]) by mmp2.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTPA id <0O0T0092YWM3AXD0@mmp2.samsung.com>; Tue, 12 Jan 2016 16:25:19 +0900 (KST) From: Andi Shyti To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v2] arm: irq: l2c: do not print error in case of missing l2c from dtb Date: Tue, 12 Jan 2016 16:24:34 +0900 Message-id: <1452583474-11729-1-git-send-email-andi.shyti@samsung.com> X-Mailer: git-send-email 2.6.4 In-reply-to: <1452582683.7773.102.camel@perches.com> References: <1452582683.7773.102.camel@perches.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFprNIsWRmVeSWpSXmKPExsWyRsSkUDd+1ZQwgwVLhC22H3nGarH4x3Mm i1nb97NYvH5haLHp8TVWi8u75rBZ3L7Ma7H2yF12i1PXP7NZ/N+zg91i86apzBardv1htNh/ xcti773PjA58Hi3NPWwe375OYvG4vuQTs8fOWXfZPTat6mTzeHfuHLvHvJOBHpuX1HtcOdHE 6tG3ZRWjx4np31k8Pm+SC+CJ4rJJSc3JLEst0rdL4Mr48243U8EmropTTZtYGxiXc3QxcnJI CJhIbJp6nRnCFpO4cG89WxcjF4eQwApGiZkvlzHCFLWsaWeESMxilHh3fzEzhPORUWJX5ztW kCo2AU2Jpts/2EBsEQENiSldj9lBipgFtjJJtHYfBhslLBAuMWHyWxYQm0VAVWLepENgu3kF 3CS2Tj8OFOcAWicnMWmCA4jJCbT5YpsASIWQgLHExfuNUAc1ckg0f9KCmCIg8W3yIahOWYlN B6CekZQ4uOIGywRG4QWMDKsYRVMLkguKk9KLTPWKE3OLS/PS9ZLzczcxAuPs9L9nE3cw3j9g fYhRgINRiYc3g31KmBBrYllxZe4hRlOgDROZpUST84HRnFcSb2hsZmRhamJqbGRuaaYkzqsj /TNYSCA9sSQ1OzW1ILUovqg0J7X4ECMTB6dUA2Pi5aU5N6vbfBMsFsUsCXd5yPyryeDyh60m Nw4xlLiuPfW8blPw/OkbFI6+v9RiH/G14VCl9NlvB2e39Ta9dnN1v/HZ7uDU7KSnXKFVv4/U fvJKXtK5v34K0928hbJGUn5+zoqzslUTwpXOKU28abfre80SDfFs04BrvfUWi54uW527s93/ 5F0lluKMREMt5qLiRAByt9xzrgIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrJIsWRmVeSWpSXmKPExsVy+t9jQd34VVPCDFZ95rHYfuQZq8XiH8+Z LGZt389i8fqFocWmx9dYLS7vmsNmcfsyr8XaI3fZLU5d/8xm8X/PDnaLzZumMlus2vWH0WL/ FS+Lvfc+MzrwebQ097B5fPs6icXj+pJPzB47Z91l99i0qpPN4925c+we804GemxeUu9x5UQT q0ffllWMHiemf2fx+LxJLoAnqoHRJiM1MSW1SCE1Lzk/JTMv3VbJOzjeOd7UzMBQ19DSwlxJ IS8xN9VWycUnQNctMwfoESWFssScUqBQQGJxsZK+HaYJoSFuuhYwjRG6viFBcD1GBmggYQ1j xp93u5kKNnFVnGraxNrAuJyji5GTQ0LARKJlTTsjhC0mceHeerYuRi4OIYFZjBLv7i9mhnA+ Mkrs6nzHClLFJqAp0XT7BxuILSKgITGl6zE7SBGzwFYmidbuw2CjhAXCJSZMfssCYrMIqErM m3SIGcTmFXCT2Dr9OFCcA2idnMSkCQ4gJifQFRfbBEAqhASMJS7eb2ScwMi7gJFhFaNEakFy QXFSeq5hXmq5XnFibnFpXrpecn7uJkZwND+T2sF4cJf7IUYBDkYlHt6DnFPChFgTy4orcw8x SnAwK4nwOgUBhXhTEiurUovy44tKc1KLDzGaAp01kVlKNDkfmGjySuINjU3MjCyNzA0tjIzN lcR5ay9FhgkJpCeWpGanphakFsH0MXFwSjUwumov9Lm8eZ16cZKPULlLl4TnqUMCYvd+cpcc Cjo81yiL/RlHgYkf07qVYrG2fhcubV08/S7ru3fWERMtnr71UL9ZddpmyuPGhVaa5s1qN+dl Kv+Q3qsgVH/KfqPQmtklDWkx5z68F9sRuGiL6+eVe1WqJs5SdPp6bNu/xWJ+TPWLf9rdsQu4 pcRSnJFoqMVcVJwIAA4LFh38AgAA DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20160111_232542_679705_0AB96CE0 X-CRM114-Status: GOOD ( 13.76 ) X-Spam-Score: -6.9 (------) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: k.kozlowski@samsung.com, linux@arm.linux.org.uk, tony@atomide.com, tomasz.figa@gmail.com, andi.shyti@samsung.com, linux-kernel@vger.kernel.org, yamada.masahiro@socionext.com, andi@etezian.org, olof@lixom.net, tglx@linutronix.de, jiang.liu@linux.intel.com, m.szyprowski@samsung.com MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_MED, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP In some architectures the L2 cache controller is integrated in the processor's block itself and it doesn't use any external cache controller. This means that an entry in the board's dtb related to the l2c is not necessary. Distinguish between error codes and print just an information in case of -ENODEV. This patch converts the following error message: L2C: failed to init: -19 to the following info: L2C: no controller entry found in the dtb on boards like odroid-xu4, cortex A7/A15, which don't have external cache controller. Signed-off-by: Andi Shyti Reported-by: Krzysztof Kozlowski Tested-by: Krzysztof Kozlowski Reviewed-by: Krzysztof Kozlowski --- Thanks Joe, makes sense! Andi arch/arm/kernel/irq.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/arch/arm/kernel/irq.c b/arch/arm/kernel/irq.c index 1d45320..714b5d6 100644 --- a/arch/arm/kernel/irq.c +++ b/arch/arm/kernel/irq.c @@ -95,7 +95,9 @@ void __init init_IRQ(void) outer_cache.write_sec = machine_desc->l2c_write_sec; ret = l2x0_of_init(machine_desc->l2c_aux_val, machine_desc->l2c_aux_mask); - if (ret) + if (ret == -ENODEV) + pr_info("L2C: no controller entry found in the dtb\n"); + else if (ret) pr_err("L2C: failed to init: %d\n", ret); }