From patchwork Wed Feb 3 11:04:42 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Maxime Coquelin X-Patchwork-Id: 8200481 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 0AB4D9F6DA for ; Wed, 3 Feb 2016 11:07:42 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 25854201C0 for ; Wed, 3 Feb 2016 11:07:41 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id DAA0F20260 for ; Wed, 3 Feb 2016 11:07:39 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1aQvGE-0000ru-CF; Wed, 03 Feb 2016 11:06:10 +0000 Received: from mail-wm0-x244.google.com ([2a00:1450:400c:c09::244]) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1aQvFT-00088S-2v for linux-arm-kernel@lists.infradead.org; Wed, 03 Feb 2016 11:05:27 +0000 Received: by mail-wm0-x244.google.com with SMTP id r129so6829450wmr.0 for ; Wed, 03 Feb 2016 03:05:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=A12ceoUUrQHFvI7TAc4pg76aupSA01FTGaBfsVt5r0I=; b=TE5KiS05nzEjvAVtvmswYZwRyUI9zaHRwJPdrkNz0ahG0Hs73YtaNtjNagzfDcXPq/ F+03/2nUNvTtgo5w1GpZZAyAml4jX0yQA6EDGYMgBUY6qgO+S+aqQWBjsxbv54EBu9IS eKVyRRV6ZzIUZKe9WylqbWtGFbwU/P1s8gQzarMIwpv5CiiKqauUYna6FjhLc0FnJnaG PS2a9PxET0SKM6dgh4dLkLXUihC4V7LwY0ivQr9YKbG4MIdAeqxeJGJLUp/5zpTDo9z5 q1VnsBnEvicohZA+M3HmWVuaqYPCEDqo8r/blwu5DGgSmqDcqd6/8VdKPOIpxN1E1ZCV KK0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=A12ceoUUrQHFvI7TAc4pg76aupSA01FTGaBfsVt5r0I=; b=Q3ih7CIK9UQJ8J+9r89Uj6PtizinYGdPcHzGh8qIr70YHNQeOLwpp9uPPR845S86uc 8tJldkRv3pn7LbxifglqF4cX0ww9v37Xsysy4rIvR15aCJl2gXGdWol8hu1fyMFtr3Wq lZ4CZAmKBveR9wcvLYY/Buq6JdmyxCujQpVYrtbGVvZ8hZwxnMGU4Fyk9FkaV7r4TGkc uGvaeUKI2UciMJ2aG4hmGt5GsBNOv2pZd2ggzWInbwZ/IQqU3zzBzYAZeai0C5pWWBDM zc/yf9ZT4f+zdtYAiRWGHnuWf9K2v9favo+BhBil/VC4riTDBi3U4Q+53FnO6GeBFq+G hTNA== X-Gm-Message-State: AG10YOQod2GphScEFGi7jvk0dx6yRgjqJ2Jmet8rkJ1ELoNEZQqgpjHWxlpLZvPrB7q7VA== X-Received: by 10.28.51.17 with SMTP id z17mr24641901wmz.26.1454497504879; Wed, 03 Feb 2016 03:05:04 -0800 (PST) Received: from lmecul0520.st.com. (238.204.154.77.rev.sfr.net. [77.154.204.238]) by smtp.gmail.com with ESMTPSA id p9sm5911996wjy.41.2016.02.03.03.05.03 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 03 Feb 2016 03:05:04 -0800 (PST) From: Maxime Coquelin To: patrice.chotard@st.com, Linus Walleij , Mark Rutland , Rob Herring , linux-gpio@vger.kernel.org, arnd@arndb.de Subject: [PATCH v5 6/9] ARM: dts: Add pinctrl node to STM32F429 Date: Wed, 3 Feb 2016 12:04:42 +0100 Message-Id: <1454497485-464-7-git-send-email-mcoquelin.stm32@gmail.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1454497485-464-1-git-send-email-mcoquelin.stm32@gmail.com> References: <1454497485-464-1-git-send-email-mcoquelin.stm32@gmail.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20160203_030523_599945_06FF0179 X-CRM114-Status: GOOD ( 10.31 ) X-Spam-Score: -2.5 (--) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Daniel Thompson , bruherrera@gmail.com, linux-kernel@vger.kernel.org, afaerber@suse.de, linux-arm-kernel@lists.infradead.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.5 required=5.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_MED, RP_MATCHES_RCVD, T_DKIM_INVALID, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP The STM32F429 MCU has 11 GPIO banks, with 16 pins per bank. Acked-by: Patrice Chotard Acked-by: Linus Walleij Signed-off-by: Maxime Coquelin --- arch/arm/boot/dts/stm32f429.dtsi | 97 ++++++++++++++++++++++++++++++++++++++++ 1 file changed, 97 insertions(+) diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index 5e1e234..62d2b3d 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -46,6 +46,7 @@ */ #include "armv7-m.dtsi" +#include / { clocks { @@ -168,6 +169,102 @@ status = "disabled"; }; + pin-controller { + #address-cells = <1>; + #size-cells = <1>; + compatible = "st,stm32f429-pinctrl"; + ranges = <0 0x40020000 0x3000>; + pins-are-numbered; + + gpioa: gpio@40020000 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x0 0x400>; + clocks = <&rcc 0 256>; + st,bank-name = "GPIOA"; + }; + + gpiob: gpio@40020400 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x400 0x400>; + clocks = <&rcc 0 257>; + st,bank-name = "GPIOB"; + }; + + gpioc: gpio@40020800 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x800 0x400>; + clocks = <&rcc 0 258>; + st,bank-name = "GPIOC"; + }; + + gpiod: gpio@40020c00 { + gpio-controller; + #gpio-cells = <2>; + reg = <0xc00 0x400>; + clocks = <&rcc 0 259>; + st,bank-name = "GPIOD"; + }; + + gpioe: gpio@40021000 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x1000 0x400>; + clocks = <&rcc 0 260>; + st,bank-name = "GPIOE"; + }; + + gpiof: gpio@40021400 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x1400 0x400>; + clocks = <&rcc 0 261>; + st,bank-name = "GPIOF"; + }; + + gpiog: gpio@40021800 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x1800 0x400>; + clocks = <&rcc 0 262>; + st,bank-name = "GPIOG"; + }; + + gpioh: gpio@40021c00 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x1c00 0x400>; + clocks = <&rcc 0 263>; + st,bank-name = "GPIOH"; + }; + + gpioi: gpio@40022000 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x2000 0x400>; + clocks = <&rcc 0 264>; + st,bank-name = "GPIOI"; + }; + + gpioj: gpio@40022400 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x2400 0x400>; + clocks = <&rcc 0 265>; + st,bank-name = "GPIOJ"; + }; + + gpiok: gpio@40022800 { + gpio-controller; + #gpio-cells = <2>; + reg = <0x2800 0x400>; + clocks = <&rcc 0 266>; + st,bank-name = "GPIOK"; + }; + }; + rcc: rcc@40023810 { #clock-cells = <2>; compatible = "st,stm32f42xx-rcc", "st,stm32-rcc";