From patchwork Thu Mar 3 11:40:07 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 8491891 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 4BB589F2F0 for ; Thu, 3 Mar 2016 11:50:59 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 34D80201EF for ; Thu, 3 Mar 2016 11:50:58 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 15C2C2011B for ; Thu, 3 Mar 2016 11:50:57 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1abRjr-0005wb-R8; Thu, 03 Mar 2016 11:48:15 +0000 Received: from mail-wm0-x22d.google.com ([2a00:1450:400c:c09::22d]) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1abRcu-0006yq-A3 for linux-arm-kernel@lists.infradead.org; Thu, 03 Mar 2016 11:41:08 +0000 Received: by mail-wm0-x22d.google.com with SMTP id n186so127570805wmn.1 for ; Thu, 03 Mar 2016 03:40:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=gX5fr2/nXY8hXHAwqfJWxcvgMnUaeZty60YMJxCi9v8=; b=GgLbi5fWIgy60R1rPeXR55/69E8gID2iZUIRwqv9GvB3Hesfo8JSy+UlnJeRNcY4Xf dNiNffOlyN2iMp4nIC83tx89SN2P5hvhXtG8Bsxq9zsBr4J9WUO02JWrJtkc3j1ItflT +dEwmLfD8BbmovIxTiBgP63OITofAa4by/DuOz6yVCJ8gcQcUERwYN2LWESr0xPG75He JqRWsTGDO0UlOXHwggGrgeN7wYUfnQ/Ru+KlJiTniRXpkUE6nR26yZV2XAh7QFzsiLv1 UYm5Q+nbSSFpm9b/1EZKjKn6mde6/HLEXKrl1IS1ka9y7gL8K+6MB/znzHw3KEWxWefi N/ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=gX5fr2/nXY8hXHAwqfJWxcvgMnUaeZty60YMJxCi9v8=; b=Ju9E4JuTVWgFeM9pT1zENkZRmifZUgHqOoaKVXJsxk2+4SoKC3VfrhJK/ciAaUyrds fvn17gmLnxUibOYuatBLTZ1FyeAvGQzJuj1Po6tpnUOCMNdYe+uvnzf7pVsAoDCtNrWA ldQL9oFYVguevVsgOD303uLjffLjk1P74SrAhGsQ6XEwEAt8lowTtyZ7JfeT5T7v7zK6 YqqRnxCrUM01YIntVfR1AZv12nfoSofmUd17CGGmj1erWjHXhq7w62Oba91rU+Ouu+Wi U1T2GgYgsM/ES1BZqT5Osx8FD5SXV9U+pEhfm1Enm8/Z0+sLWGyGAu+E4il94N7MGo97 exBA== X-Gm-Message-State: AD7BkJLyoaKxHSfJAhOqwvsoyqGprDXZtOrJ9YK7vT6kzRL5w3+gH0eSXWcRX6cIWZ/Ajh/x X-Received: by 10.194.24.193 with SMTP id w1mr2475220wjf.33.1457005242760; Thu, 03 Mar 2016 03:40:42 -0800 (PST) Received: from localhost.localdomain ([90.63.244.31]) by smtp.gmail.com with ESMTPSA id j18sm8559725wmd.2.2016.03.03.03.40.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 03 Mar 2016 03:40:42 -0800 (PST) From: Neil Armstrong To: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux@arm.linux.org.uk Subject: [PATCH 14/17] arm: boot: dts: Add PLX Technology OX810SE dtsi Date: Thu, 3 Mar 2016 12:40:07 +0100 Message-Id: <1457005210-18485-15-git-send-email-narmstrong@baylibre.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1457005210-18485-1-git-send-email-narmstrong@baylibre.com> References: <1457005210-18485-1-git-send-email-narmstrong@baylibre.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20160303_034104_855768_F0560251 X-CRM114-Status: GOOD ( 13.69 ) X-Spam-Score: -1.9 (-) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Neil Armstrong MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_MED,RP_MATCHES_RCVD,T_DKIM_INVALID,UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Signed-off-by: Neil Armstrong --- arch/arm/boot/dts/ox810se.dtsi | 279 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 279 insertions(+) create mode 100644 arch/arm/boot/dts/ox810se.dtsi diff --git a/arch/arm/boot/dts/ox810se.dtsi b/arch/arm/boot/dts/ox810se.dtsi new file mode 100644 index 0000000..a86d7f0 --- /dev/null +++ b/arch/arm/boot/dts/ox810se.dtsi @@ -0,0 +1,279 @@ +/* + * ox810se.dtsi - Device tree file for PLX Technology OX810SE SoC + * + * Copyright (C) 2016 Neil Armstrong + * + * Licensed under GPLv2 or later + */ + +/include/ "skeleton.dtsi" + +/ { + compatible = "plxtech,ox810se"; + + cpus { + #address-cells = <0>; + #size-cells = <0>; + + cpu { + device_type = "cpu"; + compatible = "arm,arm926ej-s"; + clocks = <&armclk>; + }; + }; + + memory { + /* Max 256MB @ 0x48000000 */ + reg = <0x48000000 0x10000000>; + }; + + aliases { + serial0 = &uart0; + serial1 = &uart1; + serial2 = &uart2; + serial3 = &uart3; + gpio0 = &gpio0; + gpio1 = &gpio1; + }; + + clocks { + osc: oscillator { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <25000000>; + }; + + gmacclk: gmacclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <125000000>; + }; + + rpsclk: rspclk { + compatible = "fixed-factor-clock"; + #clock-cells = <0>; + clock-div = <1>; + clock-mult = <1>; + clocks = <&osc>; + }; + + pll400: pll400 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <733333333>; + }; + + sysclk: sysclk { + compatible = "fixed-factor-clock"; + #clock-cells = <0>; + clock-div = <4>; + clock-mult = <1>; + clocks = <&pll400>; + }; + + armclk: armclk { + compatible = "fixed-factor-clock"; + #clock-cells = <0>; + clock-div = <2>; + clock-mult = <1>; + clocks = <&pll400>; + }; + }; + + soc { + #address-cells = <1>; + #size-cells = <1>; + compatible = "simple-bus"; + ranges; + interrupt-parent = <&intc>; + + apb-bridge@44000000 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "simple-bus"; + ranges = <0 0x44000000 0x1000000>; + + pinctrl: pinctrl { + compatible = "plxtech,nas782x-pinctrl", "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + /* Regmap for sys registers */ + plxtech,sys-ctrl = <&sys>; + + /* Default, all-open mux-map */ + plxtech,mux-mask = < + 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF + 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF + >; + + gpio0: gpio@000000 { + compatible = "plxtech,nas782x-gpio"; + reg = <0x000000 0x100000>; + interrupts = <21>; + #gpio-cells = <2>; + gpio-controller; + interrupt-controller; + #interrupt-cells = <2>; + #gpio-lines = <32>; + }; + + gpio1: gpio@100000 { + compatible = "plxtech,nas782x-gpio"; + reg = <0x100000 0x100000>; + interrupts = <22>; + #gpio-cells = <2>; + gpio-controller; + interrupt-controller; + #interrupt-cells = <2>; + #gpio-lines = <3>; + }; + + uart0 { + pinctrl_uart0: uart0 { + plxtech,pins = <0 31 3 0 + 0 32 3 0>; + }; + pinctrl_uart0_modem: uart0_modem { + plxtech,pins = <0 27 3 0 + 0 28 3 0 + 0 29 3 0 + 0 30 3 0 + 0 33 3 0 + 0 34 3 0>; + }; + }; + + uart1 { + pinctrl_uart1: uart1 { + plxtech,pins = <0 20 3 0 + 0 22 3 0>; + }; + pinctrl_uart1_modem: uart1_modem { + plxtech,pins = <0 8 3 0 + 0 9 3 0 + 0 23 3 0 + 0 24 3 0 + 0 25 3 0 + 0 26 3 0>; + }; + }; + + uart2 { + pinctrl_uart2: uart2 { + plxtech,pins = <0 6 3 0 + 0 7 3 0>; + }; + pinctrl_uart2_modem: uart2_modem { + plxtech,pins = <0 0 3 0 + 0 1 3 0 + 0 2 3 0 + 0 3 3 0 + 0 4 3 0 + 0 5 3 0>; + }; + }; + }; + + uart0: uart@200000 { + compatible = "ns16550a"; + reg = <0x200000 0x100000>; + clocks = <&sysclk>; + interrupts = <23>; + reg-shift = <0>; + fifo-size = <16>; + reg-io-width = <1>; + current-speed = <115200>; + no-loopback-test; + status = "disabled"; + resets = <&reset 17>; + }; + + uart1: uart@300000 { + compatible = "ns16550a"; + reg = <0x300000 0x100000>; + clocks = <&sysclk>; + interrupts = <24>; + reg-shift = <0>; + fifo-size = <16>; + reg-io-width = <1>; + current-speed = <115200>; + no-loopback-test; + status = "disabled"; + resets = <&reset 18>; + }; + + uart2: uart@900000 { + compatible = "ns16550a"; + reg = <0x900000 0x100000>; + clocks = <&sysclk>; + interrupts = <29>; + reg-shift = <0>; + fifo-size = <16>; + reg-io-width = <1>; + current-speed = <115200>; + no-loopback-test; + status = "disabled"; + resets = <&reset 22>; + }; + + uart3: uart@a00000 { + compatible = "ns16550a"; + reg = <0xa00000 0x100000>; + clocks = <&sysclk>; + interrupts = <30>; + reg-shift = <0>; + fifo-size = <16>; + reg-io-width = <1>; + current-speed = <115200>; + no-loopback-test; + status = "disabled"; + resets = <&reset 23>; + }; + }; + + apb-bridge@45000000 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "simple-bus"; + ranges = <0 0x45000000 0x1000000>; + + sys: sys-ctrl@000000 { + compatible = "plxtech,ox810se-sys-ctrl", "syscon", "simple-mfd"; + reg = <0x000000 0x100000>; + + reset: reset-controller { + compatible = "plxtech,nas782x-reset"; + #reset-cells = <1>; + }; + + stdclk: stdclk { + compatible = "plxtech,ox810se-stdclk", "plxtech,nas782x-stdclk"; + #clock-cells = <1>; + }; + }; + + rps@300000 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "simple-bus"; + ranges = <0 0x300000 0x100000>; + + intc: interrupt-controller@0 { + compatible = "plxtech,nas782x-rps"; + interrupt-controller; + reg = <0 0x200>; + #interrupt-cells = <1>; + }; + + timer0: timer@200 { + compatible = "plxtech,nas782x-rps-timer"; + reg = <0x200 0x40>; + clocks = <&rpsclk>; + interrupts = <4 5>; + }; + }; + }; + }; +};