From patchwork Thu Mar 31 09:06:05 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chanwoo Choi X-Patchwork-Id: 8709121 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 002A1C0553 for ; Thu, 31 Mar 2016 09:09:32 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 222C720253 for ; Thu, 31 Mar 2016 09:09:31 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 34D6020103 for ; Thu, 31 Mar 2016 09:09:30 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1alYa4-0002fQ-Ux; Thu, 31 Mar 2016 09:07:56 +0000 Received: from mailout2.samsung.com ([203.254.224.25]) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1alYYp-0001Y8-In for linux-arm-kernel@lists.infradead.org; Thu, 31 Mar 2016 09:06:42 +0000 Received: from epcpsbgr2.samsung.com (u142.gpu120.samsung.co.kr [203.254.230.142]) by mailout2.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTP id <0O4W007AJBYARIE0@mailout2.samsung.com> for linux-arm-kernel@lists.infradead.org; Thu, 31 Mar 2016 18:06:10 +0900 (KST) Received: from epcpsbgm1new.samsung.com ( [172.20.52.113]) by epcpsbgr2.samsung.com (EPCPMTA) with SMTP id 4A.7F.04785.288ECF65; Thu, 31 Mar 2016 18:06:10 +0900 (KST) X-AuditID: cbfee68e-f79d96d0000012b1-e7-56fce882ffd8 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1new.samsung.com (EPCPMTA) with SMTP id 87.FD.06682.188ECF65; Thu, 31 Mar 2016 18:06:10 +0900 (KST) Received: from chan.10.32.193.11 ([10.113.62.212]) by mmp2.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTPA id <0O4W00EQ9BY6F850@mmp2.samsung.com>; Thu, 31 Mar 2016 18:06:09 +0900 (KST) From: Chanwoo Choi To: myungjoo.ham@samsung.com, kyungmin.park@samsung.com, k.kozlowski@samsung.com, kgene@kernel.org Subject: [PATCH v7 20/20] ARM: dts: Add support of bus frequency for exynos4412-trats/odroidu3 Date: Thu, 31 Mar 2016 18:06:05 +0900 Message-id: <1459415165-32613-21-git-send-email-cw00.choi@samsung.com> X-Mailer: git-send-email 1.8.0 In-reply-to: <1459415165-32613-1-git-send-email-cw00.choi@samsung.com> References: <1459415165-32613-1-git-send-email-cw00.choi@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrIIsWRmVeSWpSXmKPExsWyRsSkULfpxZ8wgw/tghbXvzxntZh/5Byr Rf+bhawW516tZLSYdH8Ci8XrF4YW/Y9fM1ucbXrDbrHp8TVWi8u75rBZfO49wmgx4/w+Jot1 G2+xW9y+zGvx8sgPRoul1y8yWdxuXMFmMWH6WhaLM6cvsVq07j3CbtG2+gOrg6jHmnlrGD1a mnvYPC739TJ53LpT77Fz1l12j5XLv7B5bFrVyeaxeUm9x79j7B5brrazePRtWcXo8XmTXABP FJdNSmpOZllqkb5dAlfGmp//mAqeilVc2XWKtYHxjFAXIyeHhICJxP2+SYwQtpjEhXvr2boY uTiEBFYwSvw/uoIdpujM3vuMEIlZQIlf31ggnC+MEm+3HWcBqWIT0JLY/+IGG4gtIpAi8fjh SbBRzAJHmCWmbrzBBJIQFkiQON/4jRnEZhFQlXg4YRFYnFfATeL163nMEOvkJD7seQS2mhMo fn/+fbC4kICrxKElr5hAhkoIbOGQ2HP2ECPEIAGJb5MPAV3BAZSQldh0AGqOpMTBFTdYJjAK L2BkWMUomlqQXFCclF5kpFecmFtcmpeul5yfu4kRGLOn/z3r28F484D1IUYBDkYlHl6NtD9h QqyJZcWVuYcYTYE2TGSWEk3OByaGvJJ4Q2MzIwtTE1NjI3NLMyVx3gSpn8FCAumJJanZqakF qUXxRaU5qcWHGJk4OKUaGLm/hs1/+8DkyNmL29X9ahNu1By4Jv7BbO2azktFU1L2HdhV8Mj3 ieRlu7qsrYu5Wjp9uF1MFvZZLzjqGjp3JjPvtHUbb/50ulzZ8cJt45WoKn+TIMWVMqIsXkfk 9m51W3XdoiHi23zNa9mXlHvzvs2MXb1+y2J3keVOFmGsEVu3L53+liNu4m4lluKMREMt5qLi RAAgx3Lm1AIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFupjleLIzCtJLcpLzFFi42I5/e+xoG7Tiz9hBq13uCyuf3nOajH/yDlW i/43C1ktzr1ayWgx6f4EFovXLwwt+h+/ZrY42/SG3WLT42usFpd3zWGz+Nx7hNFixvl9TBbr Nt5it7h9mdfi5ZEfjBZLr19ksrjduILNYsL0tSwWZ05fYrVo3XuE3aJt9QdWB1GPNfPWMHq0 NPeweVzu62XyuHWn3mPnrLvsHiuXf2Hz2LSqk81j85J6j3/H2D22XG1n8ejbsorR4/MmuQCe qAZGm4zUxJTUIoXUvOT8lMy8dFsl7+B453hTMwNDXUNLC3MlhbzE3FRbJRefAF23zBygX5UU yhJzSoFCAYnFxUr6dpgmhIa46VrANEbo+oYEwfUYGaCBhDWMGWt+/mMqeCpWcWXXKdYGxjNC XYycHBICJhJn9t5nhLDFJC7cW8/WxcjFISQwi1Hi/69vLBDOF0aJt9uOs4BUsQloSex/cYMN xBYRSJF4/PAkWAezwBFmiakbbzCBJIQFEiTON35jBrFZBFQlHk5YBBbnFXCTeP16HjPEOjmJ D3sesYPYnEDx+/Pvg8WFBFwlDi15xTSBkXcBI8MqRonUguSC4qT0XMO81HK94sTc4tK8dL3k /NxNjOC08ExqB+PBXe6HGAU4GJV4eC8k/wkTYk0sK67MPcQowcGsJML79wpQiDclsbIqtSg/ vqg0J7X4EKMp0GETmaVEk/OBKSuvJN7Q2MTMyNLI3NDCyNhcSZz38f91YUIC6YklqdmpqQWp RTB9TBycUg2MXZM1rTamTbBPqFw39VVRtebfQwkbz0jVeorNlrXX0VC9xTq9Jd/LajWT3d5z KquOaXxkXBHNFbPsZPiTRSLyuou2PDOJEb/5Pdsp4JzyvY8aDQ03lihv+vuC+Z/3Mh6dKe/e 5nW7B+WGbLM7bB410W1XxtW+yU++fKzU+3BnwqEMOxnz38crlViKMxINtZiLihMBUeo20CED AAA= DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20160331_020640_048369_872507A4 X-CRM114-Status: GOOD ( 10.96 ) X-Spam-Score: -7.9 (-------) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, inki.dae@samsung.com, linux-samsung-soc@vger.kernel.org, linux@arm.linux.org.uk, cw00.choi@samsung.com, pawel.moll@arm.com, ijc+devicetree@hellion.org.uk, linux.amoon@gmail.com, linux-pm@vger.kernel.org, rjw@rjwysocki.net, linux-kernel@vger.kernel.org, m.reichl@fivetechno.de, tjakobi@math.uni-bielefeld.de, devicetree@vger.kernel.org, robh+dt@kernel.org, galak@codeaurora.org, linux-arm-kernel@lists.infradead.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-5.2 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_MED, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP THis patch adds the bus device tree nodes for both MIF (Memory) and INT (Internal) block to enable the bus frequency. The DMC bus is parent device in MIF block using VDD_MIF and the LEFTBUS bus is parent device in INT block using VDD_INT. Signed-off-by: Chanwoo Choi Reviewed-by: Krzysztof Kozlowski [m.reichl and linux.amoon: Tested it on exynos4412-odroidu3 board] Tested-by: Markus Reichl Tested-by: Anand Moon --- arch/arm/boot/dts/exynos4412-odroid-common.dtsi | 47 +++++++++++++++++++++++++ arch/arm/boot/dts/exynos4412-trats2.dts | 47 +++++++++++++++++++++++++ 2 files changed, 94 insertions(+) diff --git a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi index b4983cbc4f8c..2015f10071f9 100644 --- a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi +++ b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi @@ -109,6 +109,53 @@ }; }; +&bus_dmc { + devfreq-events = <&ppmu_dmc0_3>, <&ppmu_dmc1_3>; + vdd-supply = <&buck1_reg>; + status = "okay"; +}; + +&bus_acp { + devfreq = <&bus_dmc>; + status = "okay"; +}; + +&bus_c2c { + devfreq = <&bus_dmc>; + status = "okay"; +}; + +&bus_leftbus { + devfreq-events = <&ppmu_leftbus_3>, <&ppmu_rightbus_3>; + vdd-supply = <&buck3_reg>; + status = "okay"; +}; + +&bus_rightbus { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_display { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_fsys { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_peri { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_mfc { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + &cpu0 { cpu0-supply = <&buck2_reg>; }; diff --git a/arch/arm/boot/dts/exynos4412-trats2.dts b/arch/arm/boot/dts/exynos4412-trats2.dts index dce3cebe0606..9f3fb9a7f5f4 100644 --- a/arch/arm/boot/dts/exynos4412-trats2.dts +++ b/arch/arm/boot/dts/exynos4412-trats2.dts @@ -289,6 +289,53 @@ status = "okay"; }; +&bus_dmc { + devfreq-events = <&ppmu_dmc0_3>, <&ppmu_dmc1_3>; + vdd-supply = <&buck1_reg>; + status = "okay"; +}; + +&bus_acp { + devfreq = <&bus_dmc>; + status = "okay"; +}; + +&bus_c2c { + devfreq = <&bus_dmc>; + status = "okay"; +}; + +&bus_leftbus { + devfreq-events = <&ppmu_leftbus_3>, <&ppmu_rightbus_3>; + vdd-supply = <&buck3_reg>; + status = "okay"; +}; + +&bus_rightbus { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_display { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_fsys { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_peri { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + +&bus_mfc { + devfreq = <&bus_leftbus>; + status = "okay"; +}; + &cpu0 { cpu0-supply = <&buck2_reg>; };