From patchwork Fri Dec 2 10:17:20 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 9458143 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id D48D760585 for ; Fri, 2 Dec 2016 10:21:13 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id B76812852C for ; Fri, 2 Dec 2016 10:21:13 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id ABC652853D; Fri, 2 Dec 2016 10:21:13 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-4.1 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_MED,T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 3A7E92852C for ; Fri, 2 Dec 2016 10:21:13 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.85_2 #1 (Red Hat Linux)) id 1cCkwL-0006s9-Un; Fri, 02 Dec 2016 10:19:37 +0000 Received: from mail-wj0-x22a.google.com ([2a00:1450:400c:c01::22a]) by bombadil.infradead.org with esmtps (Exim 4.85_2 #1 (Red Hat Linux)) id 1cCkuu-0005rF-VO for linux-arm-kernel@lists.infradead.org; Fri, 02 Dec 2016 10:18:13 +0000 Received: by mail-wj0-x22a.google.com with SMTP id xy5so227831129wjc.0 for ; Fri, 02 Dec 2016 02:17:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=naXfe0NKC/Bs6m8ymv68ub4xdYkldeY70rYvQsAHu8M=; b=dHzyKtUoRL1cgIY/645gX0vrOv4z4lTJ+7m6f/xbRmis5th0Qsih5/4HxRAC4dI1el 1sfNxL0/t756KQBG6tpgXo3aKfUChN+Cgv0HX43EAZnCmtIC+xdx5VP4f5bH6z3vkVKr jbhbLPOJfo6u311KibdaVAYQTZTxThbM6cUY8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=naXfe0NKC/Bs6m8ymv68ub4xdYkldeY70rYvQsAHu8M=; b=JfSZRsC6/dbemkJAHuxP0GtytnoLnszzQdBRKhwia/sfLXFnxXdoNenlr06REKSAOd +9ZgxKW0TGxwfPN914Y9V1YUC5OfFC+mG7bSRYG5NL4Dz8oOeYDzFUqU6GDKHZz8k0QT eM4TJj7eO2szoHrFPSnEk7viuNkBvai7vz/0BrDd8HoZQFv34Fd9+mYFyOYHLTgPOugO Ynxcb+DOvYmuJzJaT8s/aelqvv9SP5piS0NQ1KifUoiLlSE3xSqqZ5AjmOwMeK72AdtJ 2Uwg1hJXmOGlOZeDGSlCtt1Lx297EC+DL12xyIRg5AqQBwsAeHeOBE5ElsxayaumbzMX QGkw== X-Gm-Message-State: AKaTC01mnZs1R88/c9JupZRgv9QLK1jDe+YazLDbSNm2rhrLmDo2AlM2GuzO9YIgpHsZQYLg X-Received: by 10.194.86.34 with SMTP id m2mr37592408wjz.173.1480673868020; Fri, 02 Dec 2016 02:17:48 -0800 (PST) Received: from lmenx321.st.com. (lya72-2-88-175-155-153.fbx.proxad.net. [88.175.155.153]) by smtp.gmail.com with ESMTPSA id c133sm2422503wme.12.2016.12.02.02.17.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 02 Dec 2016 02:17:47 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, linux-iio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 5/7] IIO: add bindings for stm32 timer trigger driver Date: Fri, 2 Dec 2016 11:17:20 +0100 Message-Id: <1480673842-20804-6-git-send-email-benjamin.gaignard@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1480673842-20804-1-git-send-email-benjamin.gaignard@st.com> References: <1480673842-20804-1-git-send-email-benjamin.gaignard@st.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20161202_021809_444152_1453568B X-CRM114-Status: GOOD ( 13.03 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linaro-kernel@lists.linaro.org, Benjamin Gaignard , linus.walleij@linaro.org, arnaud.pouliquen@st.com, benjamin.gaignard@linaro.org, gerald.baeza@st.com, fabrice.gasnier@st.com MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP Define bindings for stm32 timer trigger version 3: - change file name - add cross reference with mfd bindings version 2: - only keep one compatible - add DT parameters to set lists of the triggers: one list describe the triggers created by the device another one give the triggers accepted by the device Signed-off-by: Benjamin Gaignard --- .../bindings/iio/timer/stm32-timer-trigger.txt | 39 ++++++++++++++++++++++ 1 file changed, 39 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt diff --git a/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt b/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt new file mode 100644 index 0000000..858816d --- /dev/null +++ b/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt @@ -0,0 +1,39 @@ +timer trigger bindings for STM32 + +Must be a sub-node of STM32 general purpose timer driver +Parent node properties are describe in ../mfd/stm32-general-purpose-timer.txt + +Required parameters: +- compatible: must be "st,stm32-iio-timer" +- interrupts: Interrupt for this device + See ../interrupt-controller/st,stm32-exti.txt + +Optional parameters: +- st,input-triggers-names: List of the possible input triggers for + the device +- st,output-triggers-names: List of the possible output triggers for + the device + +Possible triggers are defined in include/dt-bindings/iio/timer/st,stm32-timer-trigger.h + +Example: + gptimer1: gptimer1@40010000 { + compatible = "st,stm32-gptimer"; + reg = <0x40010000 0x400>; + clocks = <&rcc 0 160>; + clock-names = "clk_int"; + + timer1@0 { + compatible = "st,stm32-timer-trigger"; + interrupts = <27>; + st,input-triggers-names = TIM5_TRGO, + TIM2_TRGO, + TIM4_TRGO, + TIM3_TRGO; + st,output-triggers-names = TIM1_TRGO, + TIM1_CH1, + TIM1_CH2, + TIM1_CH3, + TIM1_CH4; + }; + };