From patchwork Tue Dec 27 09:47:44 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jacky Bai X-Patchwork-Id: 9489131 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id AA89362AAF for ; Tue, 27 Dec 2016 09:51:29 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9AD0F1FF26 for ; Tue, 27 Dec 2016 09:51:29 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 8F80720951; Tue, 27 Dec 2016 09:51:29 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-4.1 required=2.0 tests=BAD_ENC_HEADER,BAYES_00, DKIM_SIGNED, RCVD_IN_DNSWL_MED, T_DKIM_INVALID, UPPERCASE_50_75 autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id BD6B21FF26 for ; Tue, 27 Dec 2016 09:51:28 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.85_2 #1 (Red Hat Linux)) id 1cLoOI-0004J2-Dh; Tue, 27 Dec 2016 09:49:54 +0000 Received: from mail-ve1eur01on0077.outbound.protection.outlook.com ([104.47.1.77] helo=EUR01-VE1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.85_2 #1 (Red Hat Linux)) id 1cLoNd-0003y8-JP for linux-arm-kernel@lists.infradead.org; Tue, 27 Dec 2016 09:49:18 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=FkyPdaA/3zjdDxrckqzSVWiQdPUWey+f1Y8oNDHc8TM=; b=cxvwJu17bUFjLnbh1wlhu3EkhRfb4piCYkKJsppsCBUNShiF/3sAQhCzOyhrz2YpUiWjUlvzR8WPreXFw1s2SxuvzHuChQX4Wmffm4KnwTaAR4Bkjq+2nAQ6GZStR9WfMuI7difP98UmOnCMMvupWhyvahwzsYb1ChcNp6VALHI= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=ping.bai@nxp.com; Received: from b51503-01.ap.freescale.net (192.158.241.86) by DB4PR04MB538.eurprd04.prod.outlook.com (10.141.237.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id 15.1.803.11; Tue, 27 Dec 2016 09:48:49 +0000 From: Bai Ping To: , , , , , Subject: [PATCH v2 06/12] driver: pinctrl: imx: Add pinctrl driver support for imx6sll Date: Tue, 27 Dec 2016 17:47:44 +0800 Message-ID: <1482832070-22668-7-git-send-email-ping.bai@nxp.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1482832070-22668-1-git-send-email-ping.bai@nxp.com> References: <1482832070-22668-1-git-send-email-ping.bai@nxp.com> MIME-Version: 1.0 X-Originating-IP: [192.158.241.86] X-ClientProxiedBy: KL1PR03CA0008.apcprd03.prod.outlook.com (10.165.63.18) To DB4PR04MB538.eurprd04.prod.outlook.com (10.141.237.28) X-MS-Office365-Filtering-Correlation-Id: 88d30715-b11d-4e9f-7c73-08d42e3d9295 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001); SRVR:DB4PR04MB538; X-Microsoft-Exchange-Diagnostics: 1; DB4PR04MB538; 3:Sil/zL5NSJ1H3/E/A30ma+Ka6+sbmfyVXwGyz19KNkmEmkwSCdG1NaOqXRFw5srXIQ4g/NswlYXAcOml3VLpOy7iuYtXFE4In7wMjyqsYBA8oTy8HFRTaXvwTjccoYb3i0y2F4RP5Skgr1dPs49L3FCOsqD2dSNdVVcfleWLmm8T6MZ0Ug0qD5903z1msv7FiUlvunV5+0RbtyHQHL46WIQeRsxc5VJmWmzGdh6VjUTVx+Hj29c5qvu5PDgBnaOkHL5o/SX2fCpmEhjbwkGrJA==; 25:9zccjVoGL4W1XySMgMX5ZiS9CS7g8FCgV/ZGWweiHSW0pxuFjQXd3kaCmhy0O0yMFgvgP3xs5brVQpapidpg/M5TZ7EHUPZgre0iT+y87ejoz7dOnfz9xPbJ0P7Y85kgV60qEC+rLQO4kOup/Obi239EhjuigKlKBkER/3h0siIgWBQVmLHLCT2s9V5xAw4aK01gey5i7pR2LUb6AqSN2lWOYQBMCzv+LBF5VgUCjSX/+4uhhI1oHNpPzkXXKDxLWNz9dvNZgF3sjHX8kY8BYuFYSBlgiDwyRSOr0YoM1ZKESKVi60nqUOosPTgIt+6S/XNMxvNYlNKv7bpK1enDCpgqiY2nY9GcUOBwsgx7GH7EIW+GVjYbEmolT9RzbPitUujdThfnQcExMpv0HDSYv2hZKWvtfAgPcxIsvyf102FlMO3Eft5PXtaACkbZRqdF/D9Dr31BcaA2MpDIJTysYw== X-Microsoft-Exchange-Diagnostics: 1; DB4PR04MB538; 31:tb53fsPXZzFInyRnlsIInqE0RUpxw1kQvjDGF+/qExMCA27ICXC7whdH3CLbwR9QppkdkitRhECC9j1l52k/Hgvm0G1gg/aUkUuyRLT7FkEaPyrxcrKlMGq4l/nHfdvrjpXLHHtWEyqsk2ZmymdR+pz9pYfIeeTLH4TcltgJ9OhrGyfdB3Rb5TFVwQpdGvu57QEYNwMWGxUDmXWK2KblHaA5J6na3P1BfKvyXGC8HDTi3l+SbQyxFf4sLcF+Aagc; 20:XgWOXuhqdCtjE/Wf/J1jph1ulwdj4xCCNjX9uMQtMqwrEYkNnRtUEk8hEI1utlvIy3Q1FU8570uTEPaiNRcv4GvUEH6lJ1zzlWwrhsU/M1IV+ZQVweyL4v0KNxEGrRRQONaLCgAsorgTzfoNP6y3TH6SldhQCydHnC4asFaJ41nUvV7RzPeyk87QdV328SmGKo2nnnHQFFa4McR4sR2Zijh0rYakEjn/3NqAA4TEMv+0SHRKwNVub7VEKx8NVYiJe1ST8n5OccUQ6evfsv82N5INxPmnFbrzxCMJ8eGjJzNCx2Forui8Uj3eNFQudBMW8LJ4DzGzolhEjkSkmjvJmTDXBCG+IGHE8ODT6YPlaxckj9pT1O7kFbnA4oWQdRabH2XqJ6X1+zTiQUwINQoCcMjWud8xWkOWgmA81vfKWX5cVCUHySsSXAqPQbF1OKCVCCgPxaWWQXuDr+2XUYjn/673Z14Fk6ysoxJBQK/yNOGznKHmVUUw8DuKn2qUMil7 X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6040375)(601004)(2401047)(8121501046)(5005006)(3002001)(10201501046)(6055026)(6041248)(20161123564025)(20161123562025)(20161123555025)(20161123560025)(6072148)(6047074); SRVR:DB4PR04MB538; BCL:0; PCL:0; RULEID:; SRVR:DB4PR04MB538; X-Microsoft-Exchange-Diagnostics: 1; DB4PR04MB538; 4:O4rq78+HqiUhuPGp6CPqzzbM83lG60Gheb/srv6xJM7lHY79G8qlBjMxuXBResqXixCw1gKVM9s0vYXD3Gde/Na0O5SnA3SfCmclwTsBImRhdIxSp/NK1FXKIUJUCn1dSl7w4JLitm5EMx67EWfCMqPUecfc2OpVgSws3ES2kb3n96Wkn8uCth0eNSx671Hu1A59fOpXmi23QEwc/yAFpzK31BN6SXOE53bGio0LMYohjXkIbMTcQOxYLqBHuNT1rUVddgQ/fGCV4iveLd5t3S6wP3yf2drBJJ62U2zAaPoW2v35StKgL68H/gzMqrP2mnTN9g/mqcOnAg8e+vJdNsjwcd7PE7SOo0N060lhmVEmGk09wkTbiwykGjmn/FDAIr8/UY3RxSjs08WYaBejMrxCX76wO91bRTG68iQ0uJOvIXcW0SlZ5QGLjq0AXfawbuOySrf+zecujpjhziMMBziF0Q15ybJQCC5iS7W34bB1vC2iei60rAE1dUGBuTCGm66SD67+prQm+2afbsRfGEeH5ThEhK41vv0SShf6WW0moaIxBwdWMJuvQ3jY/pBkwoeA36en2zf0ztkZ5NDvVp7qreJjuyn670cIVjChG7tqjZKzvEWiR0q5iUb8DmKenEp2iQtpwWMmnj97buLTJw== X-Forefront-PRVS: 0169092318 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(4630300001)(6009001)(7916002)(39410400002)(39850400002)(39450400003)(39860400002)(39840400002)(199003)(189002)(7416002)(5003940100001)(81156014)(106356001)(86362001)(2201001)(105586002)(5660300001)(7736002)(25786008)(68736007)(39060400001)(81166006)(6666003)(305945005)(6486002)(6506006)(6512006)(38730400001)(50226002)(2950100002)(8676002)(6116002)(5001770100001)(97736004)(92566002)(3846002)(33646002)(2906002)(4326007)(50466002)(189998001)(48376002)(42186005)(36756003)(101416001)(50986999)(76176999)(47776003)(66066001)(7099028)(2004002)(32563001); DIR:OUT; SFP:1101; SCL:1; SRVR:DB4PR04MB538; H:b51503-01.ap.freescale.net; FPR:; SPF:None; PTR:InfoNoRecords; A:1; MX:1; LANG:en; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DB4PR04MB538; 23:K77VPhFmXCWRVVqdWbYH7xXeaEeh5mlyDkt98Diq0g?= =?us-ascii?Q?uXhinJ8KH8f20ZBclmxS/JtrJkJzYefpH3REBfZqbs/N/lr1EWUkVFUGXQwj?= =?us-ascii?Q?NnpFLLm0OSsG1ZdPOa8g+M4GQx88HTf7QSSMdy9boJs17SAvWoSZKiWOe89V?= =?us-ascii?Q?SOrWfj/BNh4b2JfhTblZvE0SOvcN7ApKyYHE07MoOdOhxNRrqi6Rm8Z6+Nax?= =?us-ascii?Q?FPZxUr2sie7PvCKDPr18Mkb3wKPRdthVgtxuc7W1QgQGNCwP0+4JL1DIbUMD?= =?us-ascii?Q?2pY2zE8AIVYJ0XVUYeWx1kSeetHiMrqh13T1cRDNmOG+oPlEPCk25ustcMBw?= =?us-ascii?Q?iQkAEPU2p+yHmReH92o4BGyXEq9F6/kJ9F61eE1bIg7RquQteQ9Jueyel39X?= =?us-ascii?Q?r592pJMVLhi9Qnyuu5lXu2O/v9OJgtPws3mut4xtupMBWN6GdeuKfbsRtqv9?= =?us-ascii?Q?+zP1+hqkMXuczKEDo0Cu45bc7yK1rk5VHCxjFmel8N0KMwmSp1aFok7irB6S?= =?us-ascii?Q?vhowZo7CL8/bqo2VhMcao9rZnl8FgXgcjmhpMecrp4NkFYfIsBqWHVHXZ99x?= =?us-ascii?Q?oX/l3cpoBzad8gFP0eOIM02CEmNaW5rjs90yX73qQpvZEPerziBRiW88aPkM?= =?us-ascii?Q?KpaNyde+zl2xzjy+q6a5AxFgv7xSlXsSM/WmMxNFej6FlAgsftolMbSQ+F8+?= =?us-ascii?Q?4X8hHr4EC3hlk8yKXhuPyVUS5ocdg3+RF3DXBB5LZ5jAKIrgFi9ppxvEYh1+?= =?us-ascii?Q?Agc64BwX5bd+DYGJFzBoY6tSxHZ5vWp/KUYMj5P4uKndOHkdKnj3MLKSNRPR?= =?us-ascii?Q?QLCMnVTBFHkOtMTl2SZlj2NnVzpzuIjpC8ECEyrDXUP24FAUCGhJO5fBWa2E?= =?us-ascii?Q?rby5uGW1r/0iFjmG2rDgrnc/VjVUPA9vjmkXahy7ZY3wV1QlOEaEu6s83UjK?= =?us-ascii?Q?61u/QgPZMtB6r67XPAnZ59VJ9YnNv+rQoaJdexwdVvItPH6ZbvxrKAmCuZm5?= =?us-ascii?Q?W0Fpjpxl4QNx9eqKaPsdld8pjn64/yAuOgCghH1GwQQuiWhoXjoQdJYl3o6M?= =?us-ascii?Q?4roSDyvttbPwHB7Y1U2ZUVddsi2qjE/bFhJyxhGqXCH9+Pc/Vp4rFhEUC1UT?= =?us-ascii?Q?0K37wI4y0ifjWBn7xIgbvpFybvNnaIA++/j5XiyBIfhCVZxjcwEo4722i/Db?= =?us-ascii?Q?VD5LXgJ52KDRfaF+qvPbn856To6nA32eL9lsUnuuKBEP9XeSEjGxaopxWDUJ?= =?us-ascii?Q?XVoq+ZrFGOP0UJ7A82Ir2ZDJeDB285IvwQRRwDXYuIfpsCKjnl3Cw245gp0Q?= =?us-ascii?Q?=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1; DB4PR04MB538; 6:WSvVghHINvoEE8wTIpePxjKrOsAygHo9q3bnM2iVdL1OUwxCvSVz0y9ej7Nkh3qOx0r4MJtTo3HbuMYIZhGfTiMKVXv5uqmRntcSGd+vuMbn/7gZ3Qcm3WNEeJQFOj6/ndhgnuFdvljSnHiHLiFkF9TrqPDQOKpMdT3P2ex6oPFTlPerxNxIu4sQ4DkmcjfcwYW2R83pf0Bwr7MdjWvt1hw5xPee10u655VM+1F6K1z62ZfFXYkQZei1xkt38g9CyT6CjOQ/n+mzffFNFhRkHqEsz6vRUo1FaLncA3oLEn6rMN+vqvJdnpr1fWR0xVjx0l93A7hoVjWGHCWQSxdBt5ZEVic8dHx4TlUXz0b/ViqK7qwCK4HEJlQJqOQo+HU5xfFumw2+6Ba59yrsS3cpUvLLIeszm4X937UVjqmLisMR7hoVCcyr2NrED+62p8L5yvbuin5RJjd9Kr418E4OEA==; 5:keByUsTqWr5eG95Hp/wvEoRadrJprS2cTsPLlDzb6qPZR6t00cq8P4UIuciU7os8dPeby9/KnCV4LRIavU6ACiDbtkzsCWcPEKPRKJ7FfOPtpYgf1/KioewUv6b+6gvp2I2loLbgsNuTygnCqOAaOQ==; 24:L2PrMtJPBEDlZBbF8UeLovB6OhsfjBtvMSfj2M9W5HNjf0rdkrRuhE8EuNmLShYz/E4S2PTp1Dl6SYB+kCCTDHMWlXQ0+LB4rMKoieRnBno= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; DB4PR04MB538; 7:ajsCUzeeubd5z0M0P6fnf8CZ95eYvq+APplXrIz+4CKD5SGfHMkb/i5KO/Sog919UQM8tPpUzKPtkW9cxgA+N+C2slKug42meHCwoV619resUne7NUXXcoWhbH21m8MevalZU5N9q7jekH6Z0bI4unwNUuh3dYfndD+KcRr1HeNlF8MkN4Lp5BSJUWT/IySwuhFXEbak97RDQPm5PaivsUj3pqjONABeKF+douWuf06t2zy09I66tIlEzwTLauqf75K1HbzBigjy8uCYcNgvy7SPbuzQkcnzdns/RL8C8rpgNmFvGRviwGliBApfwXO+7yLoDlijEaefcWBp7xVP+HBrNctOyB9BmpjGcBrJ1dikihpiUptdkX+1rt1lq4I91caAgKRctgq+KEsD5qIFJipc7GJQm1nO/+rqjnm+yFCQg1H7k4s26jUKntets47onyGE4aY1xLiteB1MG84+3w== X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Dec 2016 09:48:49.3557 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR04MB538 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20161227_014914_125226_E55E7512 X-CRM114-Status: GOOD ( 13.01 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, kernel@pengutronix.de, daniel.lezcano@linaro.org, linux-gpio@vger.kernel.org, p.zabel@pengutronix.de, jacky.baip@gmail.com, fabio.estevam@nxp.com, tglx@linutronix.de, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP Add pinctrl driver support for imx6sll. Signed-off-by: Bai Ping --- arch/arm/mach-imx/Kconfig | 1 + drivers/pinctrl/freescale/Kconfig | 7 + drivers/pinctrl/freescale/Makefile | 1 + drivers/pinctrl/freescale/pinctrl-imx6sll.c | 385 ++++++++++++++++++++++++++++ 4 files changed, 394 insertions(+) create mode 100644 drivers/pinctrl/freescale/pinctrl-imx6sll.c diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig index 33bcfda..c907d9f 100644 --- a/arch/arm/mach-imx/Kconfig +++ b/arch/arm/mach-imx/Kconfig @@ -514,6 +514,7 @@ config SOC_IMX6SL config SOC_IMX6SLL bool "i.MX6 SoloLiteLite support" + select PINCTRL_IMX6SLL select SOC_IMX6 help diff --git a/drivers/pinctrl/freescale/Kconfig b/drivers/pinctrl/freescale/Kconfig index fc8cbf6..93ca39f 100644 --- a/drivers/pinctrl/freescale/Kconfig +++ b/drivers/pinctrl/freescale/Kconfig @@ -81,6 +81,13 @@ config PINCTRL_IMX6SL help Say Y here to enable the imx6sl pinctrl driver +config PINCTRL_IMX6SLL + bool "IMX6SL pinctrl driver" + depends on SOC_IMX6SLL + select PINCTRL_IMX + help + Say Y here to enable the imx6sl pinctrl driver + config PINCTRL_IMX6SX bool "IMX6SX pinctrl driver" depends on SOC_IMX6SX diff --git a/drivers/pinctrl/freescale/Makefile b/drivers/pinctrl/freescale/Makefile index d44c9e2..5f23765 100644 --- a/drivers/pinctrl/freescale/Makefile +++ b/drivers/pinctrl/freescale/Makefile @@ -11,6 +11,7 @@ obj-$(CONFIG_PINCTRL_IMX53) += pinctrl-imx53.o obj-$(CONFIG_PINCTRL_IMX6Q) += pinctrl-imx6q.o obj-$(CONFIG_PINCTRL_IMX6Q) += pinctrl-imx6dl.o obj-$(CONFIG_PINCTRL_IMX6SL) += pinctrl-imx6sl.o +obj-$(CONFIG_PINCTRL_IMX6SLL) += pinctrl-imx6sll.o obj-$(CONFIG_PINCTRL_IMX6SX) += pinctrl-imx6sx.o obj-$(CONFIG_PINCTRL_IMX6UL) += pinctrl-imx6ul.o obj-$(CONFIG_PINCTRL_IMX7D) += pinctrl-imx7d.o diff --git a/drivers/pinctrl/freescale/pinctrl-imx6sll.c b/drivers/pinctrl/freescale/pinctrl-imx6sll.c new file mode 100644 index 0000000..2f4baff --- /dev/null +++ b/drivers/pinctrl/freescale/pinctrl-imx6sll.c @@ -0,0 +1,385 @@ +/* + * Copyright (C) 2016 Freescale Semiconductor, Inc. + * Author: Bai Ping + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#include +#include +#include +#include +#include +#include +#include + +#include "pinctrl-imx.h" + +enum imx6sll_pads { + MX6SLL_PAD_RESERVE0 = 0, + MX6SLL_PAD_RESERVE1 = 1, + MX6SLL_PAD_RESERVE2 = 2, + MX6SLL_PAD_RESERVE3 = 3, + MX6SLL_PAD_RESERVE4 = 4, + MX6SLL_PAD_WDOG_B = 5, + MX6SLL_PAD_REF_CLK_24M = 6, + MX6SLL_PAD_REF_CLK_32K = 7, + MX6SLL_PAD_PWM1 = 8, + MX6SLL_PAD_KEY_COL0 = 9, + MX6SLL_PAD_KEY_ROW0 = 10, + MX6SLL_PAD_KEY_COL1 = 11, + MX6SLL_PAD_KEY_ROW1 = 12, + MX6SLL_PAD_KEY_COL2 = 13, + MX6SLL_PAD_KEY_ROW2 = 14, + MX6SLL_PAD_KEY_COL3 = 15, + MX6SLL_PAD_KEY_ROW3 = 16, + MX6SLL_PAD_KEY_COL4 = 17, + MX6SLL_PAD_KEY_ROW4 = 18, + MX6SLL_PAD_KEY_COL5 = 19, + MX6SLL_PAD_KEY_ROW5 = 20, + MX6SLL_PAD_KEY_COL6 = 21, + MX6SLL_PAD_KEY_ROW6 = 22, + MX6SLL_PAD_KEY_COL7 = 23, + MX6SLL_PAD_KEY_ROW7 = 24, + MX6SLL_PAD_EPDC_DATA00 = 25, + MX6SLL_PAD_EPDC_DATA01 = 26, + MX6SLL_PAD_EPDC_DATA02 = 27, + MX6SLL_PAD_EPDC_DATA03 = 28, + MX6SLL_PAD_EPDC_DATA04 = 29, + MX6SLL_PAD_EPDC_DATA05 = 30, + MX6SLL_PAD_EPDC_DATA06 = 31, + MX6SLL_PAD_EPDC_DATA07 = 32, + MX6SLL_PAD_EPDC_DATA08 = 33, + MX6SLL_PAD_EPDC_DATA09 = 34, + MX6SLL_PAD_EPDC_DATA10 = 35, + MX6SLL_PAD_EPDC_DATA11 = 36, + MX6SLL_PAD_EPDC_DATA12 = 37, + MX6SLL_PAD_EPDC_DATA13 = 38, + MX6SLL_PAD_EPDC_DATA14 = 39, + MX6SLL_PAD_EPDC_DATA15 = 40, + MX6SLL_PAD_EPDC_SDCLK = 41, + MX6SLL_PAD_EPDC_SDLE = 42, + MX6SLL_PAD_EPDC_SDOE = 43, + MX6SLL_PAD_EPDC_SDSHR = 44, + MX6SLL_PAD_EPDC_SDCE0 = 45, + MX6SLL_PAD_EPDC_SDCE1 = 46, + MX6SLL_PAD_EPDC_SDCE2 = 47, + MX6SLL_PAD_EPDC_SDCE3 = 48, + MX6SLL_PAD_EPDC_GDCLK = 49, + MX6SLL_PAD_EPDC_GDOE = 50, + MX6SLL_PAD_EPDC_GDRL = 51, + MX6SLL_PAD_EPDC_GDSP = 52, + MX6SLL_PAD_EPDC_VCOM0 = 53, + MX6SLL_PAD_EPDC_VCOM1 = 54, + MX6SLL_PAD_EPDC_BDR0 = 55, + MX6SLL_PAD_EPDC_BDR1 = 56, + MX6SLL_PAD_EPDC_PWR_CTRL0 = 57, + MX6SLL_PAD_EPDC_PWR_CTRL1 = 58, + MX6SLL_PAD_EPDC_PWR_CTRL2 = 59, + MX6SLL_PAD_EPDC_PWR_CTRL3 = 60, + MX6SLL_PAD_EPDC_PWR_COM = 61, + MX6SLL_PAD_EPDC_PWR_INT = 62, + MX6SLL_PAD_EPDC_PWR_STAT = 63, + MX6SLL_PAD_EPDC_PWR_WAKE = 64, + MX6SLL_PAD_LCD_CLK = 65, + MX6SLL_PAD_LCD_ENABLE = 66, + MX6SLL_PAD_LCD_HSYNC = 67, + MX6SLL_PAD_LCD_VSYNC = 68, + MX6SLL_PAD_LCD_RESET = 69, + MX6SLL_PAD_LCD_DATA00 = 70, + MX6SLL_PAD_LCD_DATA01 = 71, + MX6SLL_PAD_LCD_DATA02 = 72, + MX6SLL_PAD_LCD_DATA03 = 73, + MX6SLL_PAD_LCD_DATA04 = 74, + MX6SLL_PAD_LCD_DATA05 = 75, + MX6SLL_PAD_LCD_DATA06 = 76, + MX6SLL_PAD_LCD_DATA07 = 77, + MX6SLL_PAD_LCD_DATA08 = 78, + MX6SLL_PAD_LCD_DATA09 = 79, + MX6SLL_PAD_LCD_DATA10 = 80, + MX6SLL_PAD_LCD_DATA11 = 81, + MX6SLL_PAD_LCD_DATA12 = 82, + MX6SLL_PAD_LCD_DATA13 = 83, + MX6SLL_PAD_LCD_DATA14 = 84, + MX6SLL_PAD_LCD_DATA15 = 85, + MX6SLL_PAD_LCD_DATA16 = 86, + MX6SLL_PAD_LCD_DATA17 = 87, + MX6SLL_PAD_LCD_DATA18 = 88, + MX6SLL_PAD_LCD_DATA19 = 89, + MX6SLL_PAD_LCD_DATA20 = 90, + MX6SLL_PAD_LCD_DATA21 = 91, + MX6SLL_PAD_LCD_DATA22 = 92, + MX6SLL_PAD_LCD_DATA23 = 93, + MX6SLL_PAD_AUD_RXFS = 94, + MX6SLL_PAD_AUD_RXC = 95, + MX6SLL_PAD_AUD_RXD = 96, + MX6SLL_PAD_AUD_TXC = 97, + MX6SLL_PAD_AUD_TXFS = 98, + MX6SLL_PAD_AUD_TXD = 99, + MX6SLL_PAD_AUD_MCLK = 100, + MX6SLL_PAD_UART1_RXD = 101, + MX6SLL_PAD_UART1_TXD = 102, + MX6SLL_PAD_I2C1_SCL = 103, + MX6SLL_PAD_I2C1_SDA = 104, + MX6SLL_PAD_I2C2_SCL = 105, + MX6SLL_PAD_I2C2_SDA = 106, + MX6SLL_PAD_ECSPI1_SCLK = 107, + MX6SLL_PAD_ECSPI1_MOSI = 108, + MX6SLL_PAD_ECSPI1_MISO = 109, + MX6SLL_PAD_ECSPI1_SS0 = 110, + MX6SLL_PAD_ECSPI2_SCLK = 111, + MX6SLL_PAD_ECSPI2_MOSI = 112, + MX6SLL_PAD_ECSPI2_MISO = 113, + MX6SLL_PAD_ECSPI2_SS0 = 114, + MX6SLL_PAD_SD1_CLK = 115, + MX6SLL_PAD_SD1_CMD = 116, + MX6SLL_PAD_SD1_DATA0 = 117, + MX6SLL_PAD_SD1_DATA1 = 118, + MX6SLL_PAD_SD1_DATA2 = 119, + MX6SLL_PAD_SD1_DATA3 = 120, + MX6SLL_PAD_SD1_DATA4 = 121, + MX6SLL_PAD_SD1_DATA5 = 122, + MX6SLL_PAD_SD1_DATA6 = 123, + MX6SLL_PAD_SD1_DATA7 = 124, + MX6SLL_PAD_SD2_RESET = 125, + MX6SLL_PAD_SD2_CLK = 126, + MX6SLL_PAD_SD2_CMD = 127, + MX6SLL_PAD_SD2_DATA0 = 128, + MX6SLL_PAD_SD2_DATA1 = 129, + MX6SLL_PAD_SD2_DATA2 = 130, + MX6SLL_PAD_SD2_DATA3 = 131, + MX6SLL_PAD_SD2_DATA4 = 132, + MX6SLL_PAD_SD2_DATA5 = 133, + MX6SLL_PAD_SD2_DATA6 = 134, + MX6SLL_PAD_SD2_DATA7 = 135, + MX6SLL_PAD_SD3_CLK = 136, + MX6SLL_PAD_SD3_CMD = 137, + MX6SLL_PAD_SD3_DATA0 = 138, + MX6SLL_PAD_SD3_DATA1 = 139, + MX6SLL_PAD_SD3_DATA2 = 140, + MX6SLL_PAD_SD3_DATA3 = 141, + MX6SLL_PAD_GPIO4_IO20 = 142, + MX6SLL_PAD_GPIO4_IO21 = 143, + MX6SLL_PAD_GPIO4_IO19 = 144, + MX6SLL_PAD_GPIO4_IO25 = 145, + MX6SLL_PAD_GPIO4_IO18 = 146, + MX6SLL_PAD_GPIO4_IO24 = 147, + MX6SLL_PAD_GPIO4_IO23 = 148, + MX6SLL_PAD_GPIO4_IO17 = 149, + MX6SLL_PAD_GPIO4_IO22 = 150, + MX6SLL_PAD_GPIO4_IO16 = 151, + MX6SLL_PAD_GPIO4_IO26 = 152, +}; + +enum imx6sll_lpsr_pads { + MX6SLL_PAD_SNVS_TAMPER = 0, + MX6SLL_PAD_SNVS_PMIC_ON_REQ = 1, + MX6SLL_PAD_SNVS_PMIC_STBY_REQ = 2, + MX6SLL_PAD_SNVS_BOOT_MODE0 = 3, + MX6SLL_PAD_SNVS_BOOT_MODE1 = 4, +}; + +/* Pad names for the pinmux subsystem */ +static const struct pinctrl_pin_desc imx6sll_pinctrl_pads[] = { + IMX_PINCTRL_PIN(MX6SLL_PAD_RESERVE0), + IMX_PINCTRL_PIN(MX6SLL_PAD_RESERVE1), + IMX_PINCTRL_PIN(MX6SLL_PAD_RESERVE2), + IMX_PINCTRL_PIN(MX6SLL_PAD_RESERVE3), + IMX_PINCTRL_PIN(MX6SLL_PAD_RESERVE4), + IMX_PINCTRL_PIN(MX6SLL_PAD_WDOG_B), + IMX_PINCTRL_PIN(MX6SLL_PAD_REF_CLK_24M), + IMX_PINCTRL_PIN(MX6SLL_PAD_REF_CLK_32K), + IMX_PINCTRL_PIN(MX6SLL_PAD_PWM1), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL0), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW0), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL1), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW1), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL2), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW2), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL3), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW3), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL4), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW4), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL5), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW5), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL6), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW6), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_COL7), + IMX_PINCTRL_PIN(MX6SLL_PAD_KEY_ROW7), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA00), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA01), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA02), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA03), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA04), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA05), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA06), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA07), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA08), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA09), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA10), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA11), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA12), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA13), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA14), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_DATA15), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDCLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDLE), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDOE), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDSHR), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDCE0), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDCE1), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDCE2), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_SDCE3), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_GDCLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_GDOE), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_GDRL), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_GDSP), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_VCOM0), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_VCOM1), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_BDR0), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_BDR1), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_CTRL0), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_CTRL1), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_CTRL2), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_CTRL3), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_COM), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_INT), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_STAT), + IMX_PINCTRL_PIN(MX6SLL_PAD_EPDC_PWR_WAKE), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_CLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_ENABLE), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_HSYNC), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_VSYNC), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_RESET), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA00), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA01), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA02), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA03), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA04), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA05), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA06), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA07), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA08), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA09), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA10), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA11), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA12), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA13), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA14), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA15), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA16), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA17), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA18), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA19), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA20), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA21), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA22), + IMX_PINCTRL_PIN(MX6SLL_PAD_LCD_DATA23), + IMX_PINCTRL_PIN(MX6SLL_PAD_AUD_RXFS), + IMX_PINCTRL_PIN(MX6SLL_PAD_AUD_RXC), + IMX_PINCTRL_PIN(MX6SLL_PAD_AUD_RXD), + IMX_PINCTRL_PIN(MX6SLL_PAD_AUD_TXC), + IMX_PINCTRL_PIN(MX6SLL_PAD_AUD_TXFS), + IMX_PINCTRL_PIN(MX6SLL_PAD_AUD_TXD), + IMX_PINCTRL_PIN(MX6SLL_PAD_AUD_MCLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_UART1_RXD), + IMX_PINCTRL_PIN(MX6SLL_PAD_UART1_TXD), + IMX_PINCTRL_PIN(MX6SLL_PAD_I2C1_SCL), + IMX_PINCTRL_PIN(MX6SLL_PAD_I2C1_SDA), + IMX_PINCTRL_PIN(MX6SLL_PAD_I2C2_SCL), + IMX_PINCTRL_PIN(MX6SLL_PAD_I2C2_SDA), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI1_SCLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI1_MOSI), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI1_MISO), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI1_SS0), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI2_SCLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI2_MOSI), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI2_MISO), + IMX_PINCTRL_PIN(MX6SLL_PAD_ECSPI2_SS0), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_CLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_CMD), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA0), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA1), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA2), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA3), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA4), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA5), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA6), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD1_DATA7), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_RESET), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_CLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_CMD), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA0), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA1), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA2), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA3), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA4), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA5), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA6), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD2_DATA7), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD3_CLK), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD3_CMD), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD3_DATA0), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD3_DATA1), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD3_DATA2), + IMX_PINCTRL_PIN(MX6SLL_PAD_SD3_DATA3), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO20), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO21), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO19), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO25), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO18), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO24), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO23), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO17), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO22), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO16), + IMX_PINCTRL_PIN(MX6SLL_PAD_GPIO4_IO26), +}; + +static struct imx_pinctrl_soc_info imx6sll_pinctrl_info = { + .pins = imx6sll_pinctrl_pads, + .npins = ARRAY_SIZE(imx6sll_pinctrl_pads), + .gpr_compatible = "fsl,imx6sll-iomuxc-gpr", +}; + +static const struct of_device_id imx6sll_pinctrl_of_match[] = { + { .compatible = "fsl,imx6sll-iomuxc", .data = &imx6sll_pinctrl_info, }, + { /* sentinel */ } +}; + +static int imx6sll_pinctrl_probe(struct platform_device *pdev) +{ + const struct of_device_id *match; + struct imx_pinctrl_soc_info *pinctrl_info; + + match = of_match_device(imx6sll_pinctrl_of_match, &pdev->dev); + + if (!match) + return -ENODEV; + + pinctrl_info = (struct imx_pinctrl_soc_info *) match->data; + + return imx_pinctrl_probe(pdev, pinctrl_info); +} + +static struct platform_driver imx6sll_pinctrl_driver = { + .driver = { + .name = "imx6sll-pinctrl", + .owner = THIS_MODULE, + .of_match_table = of_match_ptr(imx6sll_pinctrl_of_match), + }, + .probe = imx6sll_pinctrl_probe, +}; + +static int __init imx6sll_pinctrl_init(void) +{ + return platform_driver_register(&imx6sll_pinctrl_driver); +} +arch_initcall(imx6sll_pinctrl_init); + +static void __exit imx6sll_pinctrl_exit(void) +{ + platform_driver_unregister(&imx6sll_pinctrl_driver); +} +module_exit(imx6sll_pinctrl_exit);