From patchwork Wed Mar 15 06:40:01 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 9624935 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 74B3D604CC for ; Wed, 15 Mar 2017 06:46:27 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 65C24285DC for ; Wed, 15 Mar 2017 06:46:27 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 59BB2285F0; Wed, 15 Mar 2017 06:46:27 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id E477F285DC for ; Wed, 15 Mar 2017 06:46:26 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=1k83E/35ZkAg06Kbdh/F4pq/+hbrtoGPm4B9Yd9xAlI=; b=Km5hMJwwmv/49NPygmiQxgTo7n lkRh7bo6lCBhCQ2dX3Md6P1D0YaZxIZu8w/dOI2lDN3UadBYM5PwoRLHdoX/CorNFEG5R+/U/vRPu sX0Z0S6ssTZdoQyWJ1McvoThwEN3VaWN38hmVOdVvpB8S2xKz0rR89++Kzqj365ljwE/uDLf9CmfI lIkmOBIKqUsOdbXbkYEzOoOwTllG4h1W9U1dXif03F11/Qv/c9Exj4hrOMBtXyqVUIqfdRryKIfrd HcYae8O8BH8+ONlZeXjTTqFPztiIa2wEYlK4rCa+j6C65kvKRnZ4ci5CJbspLzOU1dk7E28hOXpue ttVZt/DQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1co2hW-0006Wh-1X; Wed, 15 Mar 2017 06:46:26 +0000 Received: from mail-wr0-x234.google.com ([2a00:1450:400c:c0c::234]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1co2cV-00041W-5Q for linux-arm-kernel@lists.infradead.org; Wed, 15 Mar 2017 06:41:19 +0000 Received: by mail-wr0-x234.google.com with SMTP id u48so4395003wrc.0 for ; Tue, 14 Mar 2017 23:40:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=gwRXcdz1DEEojZcDldiAGZXYlU/q0PyJK8ajEndecwE=; b=gmvXeZdG+uRnxt8KHqDqtDo6G8V6N1vCQ9S/BXjDzcrpxze//tQCNl/FSEPuHXB4bv cExjywj0iGfbGadnMwQWzhIr8AZiYanglghavPOdFb3ANAqXbZXJlXJ4huGZMaXE4kHA nILxp/2rGc6y69k/HF0TTno+9DR6qdz5TAbCw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=gwRXcdz1DEEojZcDldiAGZXYlU/q0PyJK8ajEndecwE=; b=cT5GwbBG2QjieYJ7u5i7hyhw38BWT83zsJq6hCDVEHIAhsdc3YmMTEGolPMdvbpomG C0VgaIXb2XgFXmayUrw+BQDUbe1lY/30h3TUZM+cINLS8NaSthxYztdFLamcWEVQhg/R 2JjHFfUG7VC7Xmf03j7CBjd2E9ABPhsPNCX79NIIhW7B0L0Fb/kZKGKY9FWVG7YhJYoR 7lC0iTS7N46crc91WiD/pIcTNEbk6ynF1P+iDyJBGAQkJ/c6+48USmPl8Kwqvg/3pUU4 O8ejnSUJcd/w1nzoLIjlRDNxRzZicHHjrspOm+a1dbzuSXiZF1Lai0o18NeqEbivajqf dQ3g== X-Gm-Message-State: AFeK/H11QGQLPmfwPvp53IMHnhc3eOltGJoBXWd0idGw6v6oV+yfFKDfDoZ27EmUUe9OJUcW X-Received: by 10.223.173.53 with SMTP id p50mr1459205wrc.112.1489560053282; Tue, 14 Mar 2017 23:40:53 -0700 (PDT) Received: from anup-HP-Compaq-8100-Elite-CMT-PC.dhcp.avagotech.net ([192.19.237.250]) by smtp.gmail.com with ESMTPSA id s18sm18192999wmb.18.2017.03.14.23.40.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 14 Mar 2017 23:40:52 -0700 (PDT) From: Anup Patel To: Jassi Brar , Rob Herring Subject: [PATCH v6 2/2] dt-bindings: Add DT bindings info for FlexRM ring manager Date: Wed, 15 Mar 2017 12:10:01 +0530 Message-Id: <1489560001-22948-3-git-send-email-anup.patel@broadcom.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1489560001-22948-1-git-send-email-anup.patel@broadcom.com> References: <1489560001-22948-1-git-send-email-anup.patel@broadcom.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20170314_234115_738724_562F8ED3 X-CRM114-Status: GOOD ( 15.71 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , devicetree@vger.kernel.org, Anup Patel , Scott Branden , Ray Jui , linux-kernel@vger.kernel.org, Pramod KUMAR , bcm-kernel-feedback-list@broadcom.com, Rob Rice , linux-arm-kernel@lists.infradead.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds device tree bindings document for the FlexRM ring manager found on Broadcom iProc SoCs. Acked-by: Rob Herring Reviewed-by: Ray Jui Reviewed-by: Scott Branden Signed-off-by: Anup Patel --- .../bindings/mailbox/brcm,iproc-flexrm-mbox.txt | 59 ++++++++++++++++++++++ 1 file changed, 59 insertions(+) create mode 100644 Documentation/devicetree/bindings/mailbox/brcm,iproc-flexrm-mbox.txt diff --git a/Documentation/devicetree/bindings/mailbox/brcm,iproc-flexrm-mbox.txt b/Documentation/devicetree/bindings/mailbox/brcm,iproc-flexrm-mbox.txt new file mode 100644 index 0000000..752ae6b --- /dev/null +++ b/Documentation/devicetree/bindings/mailbox/brcm,iproc-flexrm-mbox.txt @@ -0,0 +1,59 @@ +Broadcom FlexRM Ring Manager +============================ +The Broadcom FlexRM ring manager provides a set of rings which can be +used to submit work to offload engines. An SoC may have multiple FlexRM +hardware blocks. There is one device tree entry per FlexRM block. The +FlexRM driver will create a mailbox-controller instance for given FlexRM +hardware block where each mailbox channel is a separate FlexRM ring. + +Required properties: +-------------------- +- compatible: Should be "brcm,iproc-flexrm-mbox" +- reg: Specifies base physical address and size of the FlexRM + ring registers +- msi-parent: Phandles (and potential Device IDs) to MSI controllers + The FlexRM engine will send MSIs (instead of wired + interrupts) to CPU. There is one MSI for each FlexRM ring. + Refer devicetree/bindings/interrupt-controller/msi.txt +- #mbox-cells: Specifies the number of cells needed to encode a mailbox + channel. This should be 3. + + The 1st cell is the mailbox channel number. + + The 2nd cell contains MSI completion threshold. This is the + number of completion messages for which FlexRM will inject + one MSI interrupt to CPU. + + The 3nd cell contains MSI timer value representing time for + which FlexRM will wait to accumulate N completion messages + where N is the value specified by 2nd cell above. If FlexRM + does not get required number of completion messages in time + specified by this cell then it will inject one MSI interrupt + to CPU provided atleast one completion message is available. + +Optional properties: +-------------------- +- dma-coherent: Present if DMA operations made by the FlexRM engine (such + as DMA descriptor access, access to buffers pointed by DMA + descriptors and read/write pointer updates to DDR) are + cache coherent with the CPU. + +Example: +-------- +crypto_mbox: mbox@67000000 { + compatible = "brcm,iproc-flexrm-mbox"; + reg = <0x67000000 0x200000>; + msi-parent = <&gic_its 0x7f00>; + #mbox-cells = <3>; +}; + +crypto@672c0000 { + compatible = "brcm,spu2-v2-crypto"; + reg = <0x672c0000 0x1000>; + mboxes = <&crypto_mbox 0 0x1 0xffff>, + <&crypto_mbox 1 0x1 0xffff>, + <&crypto_mbox 16 0x1 0xffff>, + <&crypto_mbox 17 0x1 0xffff>, + <&crypto_mbox 30 0x1 0xffff>, + <&crypto_mbox 31 0x1 0xffff>; +};