[RFC,v5,07/13] perf vendor events arm64: Add hip09 uncore events

Message ID	1604666153-4187-8-git-send-email-john.garry@huawei.com (mailing list archive)
State	New, archived
Headers	show Return-Path: <SRS0=s5lf=EM=lists.infradead.org=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@kernel.org> DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 602E820639 From: John Garry <john.garry@huawei.com> To: <acme@kernel.org>, <will@kernel.org>, <mark.rutland@arm.com>, <jolsa@redhat.com>, <irogers@google.com>, <leo.yan@linaro.org>, <peterz@infradead.org>, <mingo@redhat.com>, <alexander.shishkin@linux.intel.com>, <namhyung@kernel.org>, <mathieu.poirier@linaro.org> Subject: [PATCH RFC v5 07/13] perf vendor events arm64: Add hip09 uncore events Date: Fri, 6 Nov 2020 20:35:47 +0800 Message-ID: <1604666153-4187-8-git-send-email-john.garry@huawei.com> In-Reply-To: <1604666153-4187-1-git-send-email-john.garry@huawei.com> References: <1604666153-4187-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 Precedence: list Cc: linux-kernel@vger.kernel.org, John Garry <john.garry@huawei.com>, qiangqing.zhang@nxp.com, linuxarm@huawei.com, zhangshaokun@hisilicon.com, linux-imx@nxp.com, kjain@linux.ibm.com, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org> Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org
Series	perf pmu-events: Support event aliasing for system PMUs \| expand [RFC,v5,00/13] perf pmu-events: Support event aliasing for system PMUs [RFC,v5,01/13] perf jevents: Add support for an extra directory level [RFC,v5,02/13] perf jevents: Add support for system events tables [RFC,v5,03/13] perf pmu: Add pmu_id() [RFC,v5,04/13] perf pmu: Add pmu_add_sys_aliases() [RFC,v5,05/13] perf vendor events arm64: Add Architected events smmuv3-pmcg.json [RFC,v5,06/13] perf vendor events arm64: Add hip09 SMMUv3 PMCG events [RFC,v5,07/13] perf vendor events arm64: Add hip09 uncore events [RFC,v5,08/13] perf evlist: Change perf_evlist__splice_list_tail() ordering [RFC,v5,09/13] perf metricgroup: Fix metrics using aliases covering multiple PMUs [RFC,v5,10/13] perf metricgroup: Split up metricgroup__print() [RFC,v5,11/13] perf metricgroup: Support printing metric groups for system PMUs [RFC,v5,12/13] perf metricgroup: Support adding metrics for system PMUs

diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-ddrc.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-ddrc.json new file mode 100644 index 000000000000..a91c97813ae0 --- /dev/null +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-ddrc.json @@ -0,0 +1,58 @@ +[ + { + "EventCode": "0x00", + "EventName": "uncore_hisi_ddrc.cycles", + "BriefDescription": "DDRC total clock cycles", + "PublicDescription": "DDRC total clock cycles", + "Unit": "hisi_sccl,ddrc" + "Compat": "0x00000030" + }, + { + "EventCode": "0x01", + "EventName": "uncore_hisi_ddrc.act_cmd", + "BriefDescription": "DDRC active commands", + "PublicDescription": "DDRC active commands", + "Unit": "hisi_sccl,ddrc" + "Compat": "0x00000030" + }, + { + "EventCode": "0x03", + "EventName": "uncore_hisi_ddrc.rw_cmd", + "BriefDescription": "DDRC read and write commands", + "PublicDescription": "DDRC read and write commands", + "Unit": "hisi_sccl,ddrc" + "Compat": "0x00000030" + } + { + "EventCode": "0x04", + "EventName": "uncore_hisi_ddrc.refresh_cmd", + "BriefDescription": "DDRC total refresh commands", + "PublicDescription": "DDRC total refresh commands", + "Unit": "hisi_sccl,ddrc" + "Compat": "0x00000030" + }, + { + "EventCode": "0x05", + "EventName": "uncore_hisi_ddrc.preall_cmd", + "BriefDescription": "DDRC precharge-all commands", + "PublicDescription": "DDRC precharge-all commands", + "Unit": "hisi_sccl,ddrc" + "Compat": "0x00000030" + }, + { + "EventCode": "0x41", + "EventName": "uncore_hisi_ddrc.read_cmd", + "BriefDescription": "DDRC read commands", + "PublicDescription": "DDRC read commands", + "Unit": "hisi_sccl,ddrc" + "Compat": "0x00000030" + }, + { + "EventCode": "0x44", + "EventName": "uncore_hisi_ddrc.write_cmd", + "BriefDescription": "DDRC write commands", + "PublicDescription": "DDRC write commands", + "Unit": "hisi_sccl,ddrc" + "Compat": "0x00000030" + } +] diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-hha.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-hha.json new file mode 100644 index 000000000000..5a39f1083ee6 --- /dev/null +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-hha.json @@ -0,0 +1,82 @@ +[ + { + "EventCode": "0x00", + "EventName": "uncore_hisi_hha.rx_ops_num", + "BriefDescription": "The number of all operations received by the HHA", + "PublicDescription": "The number of all operations received by the HHA", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x01", + "EventName": "uncore_hisi_hha.rx_outer", + "BriefDescription": "The number of all operations received by the HHA from another socket", + "PublicDescription": "The number of all operations received by the HHA from another socket", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x02", + "EventName": "uncore_hisi_hha.rx_sccl", + "BriefDescription": "The number of all operations received by the HHA from another SCCL in this socket", + "PublicDescription": "The number of all operations received by the HHA from another SCCL in this socket", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x03", + "EventName": "uncore_hisi_hha.rx_ccix", + "BriefDescription": "Count of the number of operations that HHA has received from CCIX", + "PublicDescription": "Count of the number of operations that HHA has received from CCIX", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x1c", + "EventName": "uncore_hisi_hha.rd_ddr_64b", + "BriefDescription": "The number of read operations sent by HHA to DDRC which size is 64 bytes", + "PublicDescription": "The number of read operations sent by HHA to DDRC which size is 64bytes", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x1d", + "EventName": "uncore_hisi_hha.wr_ddr_64b", + "BriefDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes", + "PublicDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x1e", + "EventName": "uncore_hisi_hha.rd_ddr_128b", + "BriefDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes", + "PublicDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x1f", + "EventName": "uncore_hisi_hha.wr_ddr_128b", + "BriefDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes", + "PublicDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x20", + "EventName": "uncore_hisi_hha.spill_num", + "BriefDescription": "Count of the number of spill operations that the HHA has sent", + "PublicDescription": "Count of the number of spill operations that the HHA has sent", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + }, + { + "EventCode": "0x21", + "EventName": "uncore_hisi_hha.spill_success", + "BriefDescription": "Count of the number of successful spill operations that the HHA has sent", + "PublicDescription": "Count of the number of successful spill operations that the HHA has sent", + "Unit": "hisi_sccl,hha" + "Compat": "0x00000030" + } +] diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-l3c.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-l3c.json new file mode 100644 index 000000000000..3ae7948982ca --- /dev/null +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-l3c.json @@ -0,0 +1,106 @@ +[ + { + "EventCode": "0x00", + "EventName": "uncore_hisi_l3c.rd_cpipe", + "BriefDescription": "Total read accesses", + "PublicDescription": "Total read accesses", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x01", + "EventName": "uncore_hisi_l3c.wr_cpipe", + "BriefDescription": "Total write accesses", + "PublicDescription": "Total write accesses", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x02", + "EventName": "uncore_hisi_l3c.rd_hit_cpipe", + "BriefDescription": "Total read hits", + "PublicDescription": "Total read hits", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x03", + "EventName": "uncore_hisi_l3c.wr_hit_cpipe", + "BriefDescription": "Total write hits", + "PublicDescription": "Total write hits", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x04", + "EventName": "uncore_hisi_l3c.victim_num", + "BriefDescription": "l3c precharge commands", + "PublicDescription": "l3c precharge commands", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x20", + "EventName": "uncore_hisi_l3c.rd_spipe", + "BriefDescription": "Count of the number of read lines that come from this cluster of CPU core in spipe", + "PublicDescription": "Count of the number of read lines that come from this cluster of CPU core in spipe", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x21", + "EventName": "uncore_hisi_l3c.wr_spipe", + "BriefDescription": "Count of the number of write lines that come from this cluster of CPU core in spipe", + "PublicDescription": "Count of the number of write lines that come from this cluster of CPU core in spipe", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x22", + "EventName": "uncore_hisi_l3c.rd_hit_spipe", + "BriefDescription": "Count of the number of read lines that hits in spipe of this L3C", + "PublicDescription": "Count of the number of read lines that hits in spipe of this L3C", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x23", + "EventName": "uncore_hisi_l3c.wr_hit_spipe", + "BriefDescription": "Count of the number of write lines that hits in spipe of this L3C", + "PublicDescription": "Count of the number of write lines that hits in spipe of this L3C", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x29", + "EventName": "uncore_hisi_l3c.back_invalid", + "BriefDescription": "Count of the number of L3C back invalid operations", + "PublicDescription": "Count of the number of L3C back invalid operations", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x40", + "EventName": "uncore_hisi_l3c.retry_cpu", + "BriefDescription": "Count of the number of retry that L3C suppresses the CPU operations", + "PublicDescription": "Count of the number of retry that L3C suppresses the CPU operations", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x41", + "EventName": "uncore_hisi_l3c.retry_ring", + "BriefDescription": "Count of the number of retry that L3C suppresses the ring operations", + "PublicDescription": "Count of the number of retry that L3C suppresses the ring operations", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + }, + { + "EventCode": "0x42", + "EventName": "uncore_hisi_l3c.prefetch_drop", + "BriefDescription": "Count of the number of prefetch drops from this L3C", + "PublicDescription": "Count of the number of prefetch drops from this L3C", + "Unit": "hisi_sccl,l3c" + "Compat": "0x00000030" + } +]

[RFC,v5,07/13] perf vendor events arm64: Add hip09 uncore events

Commit Message

Patch