From patchwork Thu Dec 10 05:27:26 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 11963309 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,MSGID_FROM_MTA_HEADER,SPF_HELO_NONE, SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id F10E5C0018C for ; Thu, 10 Dec 2020 05:37:54 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 939F023D37 for ; Thu, 10 Dec 2020 05:37:54 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 939F023D37 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nxp.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=QwoHpcDeSGR7CqBsLVYS7Q/u9aSnTgN8xV1crij/d14=; b=g7/H+cJy0NKUJdqPVtKlddrCv GV2wYtrbFgPN428oG3MGecceXK/yDq/RXzagO5Lx8cwwF9MBUmDNhynYp1w8rUnUxsBHrK/l15bEw sGOTKvev/T0hK0aU2Po0wOsuFoyFgzm0t4rduiNlenWJfEuc7SI/lftC0f9ZVltWhyl89C+3YK57q cwO+P4kFjN57Qx/R7JQEcKwZ62KdYU53aQOvsBtt4ABDvrICjuBuu9EYnZceyaSF9+6aYVCeOZvJW t4wzPYbCiuIiyjcJrB5TIyO1PxqB+t5ON8wcksULItGAbb48NScA7NV7LhAIcgAo4qZvbAB8Ol/d0 25fV/JTWQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1knEcj-0004cs-OQ; Thu, 10 Dec 2020 05:36:17 +0000 Received: from mail-db8eur05on2044.outbound.protection.outlook.com ([40.107.20.44] helo=EUR05-DB8-obe.outbound.protection.outlook.com) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1knEce-0004bw-Gi for linux-arm-kernel@lists.infradead.org; Thu, 10 Dec 2020 05:36:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=INRQHIeOEWEjhSIJUHsAAakz3YHY+I0x/fCFn1utjVD3W9A8ljRGs9wGEIurpMJELkUH2jaUKubuCamhCOJ+NtwMcG/ZCG6sUU6Bn5o/5Hv8e9HjcQLPH5FescMN9/mc0DKrUP5AtsS7rWEtLDixOH7/b1/fnPzCkT4VZOzyJ0BJHwvWjZbW4Nut7lEi/ZF6/fshXupnqCKKUS/bUyKjeiYNSroabIaYnY2G61+9u7vDvRecFDxyAkFVJMPxSVmu4RlKPgJrO+4dzOVw8wg+1UxsYsqdj60Ny+7l5rDuFg/lk9En8GaKixELymSJgZ8xe8RI2E4aOOP1FBCVMKEXMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NzLTVZyP1/XiSSajU3i9A4vkPPsTIxLlfFZXTgmcZn0=; b=MvSHEse0flz06r6AVwJmjBG9/Ca/c6dZtLGNnd3OtHMq8haK+zo7r9AbLMTLfwm7ZYBZWNVWluYjHMtMxLw8eC8bSzGAnU1nyhrNDhSM6yML7qthMU/BsEjS2O8KGiyvfR3MVanRHMcyQ0Rdt/dHD5lpNEXtWP/Ok3luUbixtXpj5Lk9MpKwAfB5AxLRXOd2sBsP1urZ4VgcNeVyOm2uU0lb1M5PzF8Cr1MiwVtVGL0/UdvOSPPcYh5O5uvu3Hrl+1O+zedwPojAkXTQw2h7S0uA/WF/f4mcg47nLfh1GkQbXeegD0rEkd6n6MH+50QbYZaShkkpy/mVAGG6+GLEJg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NzLTVZyP1/XiSSajU3i9A4vkPPsTIxLlfFZXTgmcZn0=; b=VHgMGz1J8X3uNpuIIDBQQh+vt5HtdyHt+NOnj+MXidVoLIOeUi+lD5xQmGWt/+GUl20cY8FTyhAo4M8J4tjDDzKWqubdAnyfWQd3slhS+Q6bCSHCnMLQb3xrrLVaOQxEyvifOujFOpCw/80wfVsDvlCH2G+7IaGfTxo/6KeTPH4= Authentication-Results: lists.infradead.org; dkim=none (message not signed) header.d=none;lists.infradead.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB3983.eurprd04.prod.outlook.com (2603:10a6:803:4c::16) by VI1PR04MB5454.eurprd04.prod.outlook.com (2603:10a6:803:d1::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3654.15; Thu, 10 Dec 2020 05:36:06 +0000 Received: from VI1PR04MB3983.eurprd04.prod.outlook.com ([fe80::dcb7:6117:3def:2685]) by VI1PR04MB3983.eurprd04.prod.outlook.com ([fe80::dcb7:6117:3def:2685%7]) with mapi id 15.20.3632.023; Thu, 10 Dec 2020 05:36:06 +0000 From: Liu Ying To: linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 1/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPU binding Date: Thu, 10 Dec 2020 13:27:26 +0800 Message-Id: <1607578052-4316-2-git-send-email-victor.liu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1607578052-4316-1-git-send-email-victor.liu@nxp.com> References: <1607578052-4316-1-git-send-email-victor.liu@nxp.com> X-Originating-IP: [119.31.174.66] X-ClientProxiedBy: SG2PR01CA0102.apcprd01.prod.exchangelabs.com (2603:1096:3:15::28) To VI1PR04MB3983.eurprd04.prod.outlook.com (2603:10a6:803:4c::16) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from localhost.localdomain (119.31.174.66) by SG2PR01CA0102.apcprd01.prod.exchangelabs.com (2603:1096:3:15::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.20.3654.12 via Frontend Transport; Thu, 10 Dec 2020 05:36:01 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 6d4ed0b4-f2d0-4d11-d9d2-08d89ccd7db7 X-MS-TrafficTypeDiagnostic: VI1PR04MB5454: X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 2h0VT/irxbU3TclYUfaTI8FG+Ep2qy3jdNHvmb7KTIRrEPuB7aK2q7DEseRI7XZuyAbwg7apgTJPmJfMKAhXw2rjW7B/ZXSlXPliCKWUDwmsNVwpbRK1gQrU8QoQSizcNvtXQpx0yydVZwfSEXGe2uB7eK5Qhy3tyMc0cPE0wYQ05f0YYuX7Uv17UdomqXNRfNvWxUEezIEVYaiabLWp6UM2C1ZTtUFqMit9sq+xx40Rj3ILbN7Eo+WkvHks04jMdn9NixtLvyVvd0+v1aNzCcICPtcjqtkSKKYfKl6USyfk+rT7QCs+O/r90FC1asbLJxGW977TF4v/6FranS0uLvDOzrdaJzvEwV/mFhTnilhQuaPhCZluRLVr4NVAvpPRQJYT9fxiExWnHe8suf6+y5MsZ/hP4ZHIy08qyyGmZmgLosmMSl3jdOt9d2RzwbHk7monSEdak66NwUotnqysCIlFKwhdb+MS4MuLWSdV9TE= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB3983.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(376002)(136003)(346002)(366004)(7416002)(6512007)(34490700003)(52116002)(30864003)(83380400001)(8936002)(8676002)(6666004)(966005)(66476007)(66946007)(66556008)(6486002)(508600001)(2906002)(2616005)(69590400008)(956004)(86362001)(4326008)(186003)(5660300002)(6506007)(26005)(36756003)(16526019); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData: Xb/1yZQ986jCa09FsVXPrGJ03i55iy5xQsgZ24Tsus917A6p2ZM63lFsAIa6VYtcsjj2nlcc0d70wJCfJ7+xisBvxCNsR7hGiu4RNJY84c/ig2wpfAQ/bQzwG8yTxgGzKqbrwHDPqVAZVtH4vsZNwJdZ/HgDsJs8JB+F9z9eoffd+E2hohUHSCxqbW+h9gqlkP47MrJ462a3y1Va2tk9fiOMxVgkB1PILzlrY80bn9DSv87vKboKOHcq4rq/ijUxWXAZBs+DE2ls4SLwW8GSuX26WADwi2GJO2HvlX8UJIx1glCvp7menYvZ3hy2NnIeNmN6Vwg1e034OIvpKmTOCO8GoaGyLT/k2EyaxhtAdnhmlKME6Uu40bqywrVVpsuj1QUGj2L6amdbw0xlZMgh7YVyxcJEp/ZwheP5wHdSyRWwfQQNKOa2VfAaFQr32L+nnpaLh3RvS/P4B76SsUoWTvbG75VWRpT7Ii9Y0NFkfDJG93ENu4Gzyg127zDMP3XqHF1JOKHbDaDHee84R5Ys2PsfvkWHc5lCdO+VC0JN//xde4nnyadhCdBDDSKepnR08+kw/ve3I9ueDYI7g/eIkDRCsYj6EZRmyYNt9+MDw8EPoBipAX+a0ExP0F+p2JceJd1mxGqF4faCpWyMClcb3Y6pu7s6XAwfVUeptsvPqbCWcis2tnk303m+bhM57nrlxhSDo5jSOoJ7/wOhz+//3hi/ccKwxWjXDB0HddgVlMxlWmfr5AxbaAGkBI94a93yREKr6M0usq5x31IW0FdR3t9cf16TXTTvNVyJD/yisrmyjIY0hgXiaqaRGq4F2G7KUpeLrvphDH/X0eh+EJ85mmWSL0dw/o7to8A0mB/ztQYf3545p9tsKm5T0WgsF6cteMQYv1u/f32gyipAKlpOiu6gfX54TpaWfBqFjL8PNsDXr1t33bVskml8jN5EyBBs1zLet9sGsmkLss0sbESb/cEMKR9htqWv91bpM/OIO0OHNvB4GBrV0LOq58BWhMsm X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB3983.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Dec 2020 05:36:06.3635 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-Network-Message-Id: 6d4ed0b4-f2d0-4d11-d9d2-08d89ccd7db7 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 6tJTcHI4XwxEq1zG/hM/JVgHFcaFKhfeUYX1cdPfpwcbhQROxDDSDUEYOaHwuynsL+J6QleoFcjJCyYddjE5NQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5454 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201210_003612_589634_A0E40A61 X-CRM114-Status: GOOD ( 14.57 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: p.zabel@pengutronix.de, tzimmermann@suse.de, airlied@linux.ie, festevam@gmail.com, s.hauer@pengutronix.de, maarten.lankhorst@linux.intel.com, mripard@kernel.org, robh+dt@kernel.org, linux-imx@nxp.com, daniel@ffwll.ch, laurentiu.palcu@oss.nxp.com, guido.gunther@puri.sm, shawnguo@kernel.org, kernel@pengutronix.de Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This patch adds bindings for i.MX8qxp/qm Display Processing Unit. Reviewed-by: Rob Herring Signed-off-by: Liu Ying --- Note that this depends on the 'two cell binding' clock patch set which has already landed in Shawn's i.MX clk/imx git branch. Otherwise, imx8-lpcg.h won't be found. v3->v4: * Improve compatible property by using enum instead of oneOf+const. (Rob) * Add Rob's R-b tag. v2->v3: * No change. v1->v2: * Fix yamllint warnings. * Require bypass0 and bypass1 clocks for both i.MX8qxp and i.MX8qm, as the display controller subsystem spec does say that they exist. * Use new dt binding way to add clocks in the example. * Trivial tweaks for the example. .../bindings/display/imx/fsl,imx8qxp-dpu.yaml | 416 +++++++++++++++++++++ 1 file changed, 416 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml new file mode 100644 index 00000000..817c7f3 --- /dev/null +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml @@ -0,0 +1,416 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/imx/fsl,imx8qxp-dpu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX8qm/qxp Display Processing Unit + +maintainers: + - Liu Ying + +description: | + The Freescale i.MX8qm/qxp Display Processing Unit(DPU) is comprised of two + main components that include a blit engine for 2D graphics accelerations + and a display controller for display output processing, as well as a command + sequencer. + +properties: + compatible: + enum: + - fsl,imx8qxp-dpu + - fsl,imx8qm-dpu + + reg: + maxItems: 1 + + interrupts: + items: + - description: | + store9 shadow load interrupt(blit engine) + - description: | + store9 frame complete interrupt(blit engine) + - description: | + store9 sequence complete interrupt(blit engine) + - description: | + extdst0 shadow load interrupt + (display controller, content stream 0) + - description: | + extdst0 frame complete interrupt + (display controller, content stream 0) + - description: | + extdst0 sequence complete interrupt + (display controller, content stream 0) + - description: | + extdst4 shadow load interrupt + (display controller, safety stream 0) + - description: | + extdst4 frame complete interrupt + (display controller, safety stream 0) + - description: | + extdst4 sequence complete interrupt + (display controller, safety stream 0) + - description: | + extdst1 shadow load interrupt + (display controller, content stream 1) + - description: | + extdst1 frame complete interrupt + (display controller, content stream 1) + - description: | + extdst1 sequence complete interrupt + (display controller, content stream 1) + - description: | + extdst5 shadow load interrupt + (display controller, safety stream 1) + - description: | + extdst5 frame complete interrupt + (display controller, safety stream 1) + - description: | + extdst5 sequence complete interrupt + (display controller, safety stream 1) + - description: | + disengcfg0 shadow load interrupt + (display controller, display stream 0) + - description: | + disengcfg0 frame complete interrupt + (display controller, display stream 0) + - description: | + disengcfg0 sequence complete interrupt + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt0 + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt1 + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt2 + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt3 + (display controller, display stream 0) + - description: | + signature0 shadow load interrupt + (display controller, display stream 0) + - description: | + signature0 measurement valid interrupt + (display controller, display stream 0) + - description: | + signature0 error condition interrupt + (display controller, display stream 0) + - description: | + disengcfg1 shadow load interrupt + (display controller, display stream 1) + - description: | + disengcfg1 frame complete interrupt + (display controller, display stream 1) + - description: | + disengcfg1 sequence complete interrupt + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt0 + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt1 + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt2 + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt3 + (display controller, display stream 1) + - description: | + signature1 shadow load interrupt + (display controller, display stream 1) + - description: | + signature1 measurement valid interrupt + (display controller, display stream 1) + - description: | + signature1 error condition interrupt + (display controller, display stream 1) + - description: | + command sequencer error condition interrupt(command sequencer) + - description: | + common control software interrupt0(common control) + - description: | + common control software interrupt1(common control) + - description: | + common control software interrupt2(common control) + - description: | + common control software interrupt3(common control) + - description: | + framegen0 sychronization status activated interrupt + (display controller, safety stream 0) + - description: | + framegen0 sychronization status deactivated interrupt + (display controller, safety stream 0) + - description: | + framegen0 sychronization status activated interrupt + (display controller, content stream 0) + - description: | + framegen0 sychronization status deactivated interrupt + (display controller, content stream 0) + - description: | + framegen1 sychronization status activated interrupt + (display controller, safety stream 1) + - description: | + framegen1 sychronization status deactivated interrupt + (display controller, safety stream 1) + - description: | + framegen1 sychronization status activated interrupt + (display controller, content stream 1) + - description: | + framegen1 sychronization status deactivated interrupt + (display controller, content stream 1) + + interrupt-names: + items: + - const: store9_shdload + - const: store9_framecomplete + - const: store9_seqcomplete + - const: extdst0_shdload + - const: extdst0_framecomplete + - const: extdst0_seqcomplete + - const: extdst4_shdload + - const: extdst4_framecomplete + - const: extdst4_seqcomplete + - const: extdst1_shdload + - const: extdst1_framecomplete + - const: extdst1_seqcomplete + - const: extdst5_shdload + - const: extdst5_framecomplete + - const: extdst5_seqcomplete + - const: disengcfg_shdload0 + - const: disengcfg_framecomplete0 + - const: disengcfg_seqcomplete0 + - const: framegen0_int0 + - const: framegen0_int1 + - const: framegen0_int2 + - const: framegen0_int3 + - const: sig0_shdload + - const: sig0_valid + - const: sig0_error + - const: disengcfg_shdload1 + - const: disengcfg_framecomplete1 + - const: disengcfg_seqcomplete1 + - const: framegen1_int0 + - const: framegen1_int1 + - const: framegen1_int2 + - const: framegen1_int3 + - const: sig1_shdload + - const: sig1_valid + - const: sig1_error + - const: cmdseq_error + - const: comctrl_sw0 + - const: comctrl_sw1 + - const: comctrl_sw2 + - const: comctrl_sw3 + - const: framegen0_primsync_on + - const: framegen0_primsync_off + - const: framegen0_secsync_on + - const: framegen0_secsync_off + - const: framegen1_primsync_on + - const: framegen1_primsync_off + - const: framegen1_secsync_on + - const: framegen1_secsync_off + + clocks: + maxItems: 8 + + clock-names: + items: + - const: axi + - const: cfg + - const: pll0 + - const: pll1 + - const: bypass0 + - const: bypass1 + - const: disp0 + - const: disp1 + + power-domains: + items: + - description: DC power-domain + - description: PLL0 power-domain + - description: PLL1 power-domain + + power-domain-names: + items: + - const: dc + - const: pll0 + - const: pll1 + + fsl,dpr-channels: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: | + List of phandle which points to DPR channels associated with + this DPU instance. + + ports: + type: object + description: | + A node containing DPU output port nodes with endpoint definitions + as documented in + Documentation/devicetree/bindings/media/video-interfaces.txt + Documentation/devicetree/bindings/graph.txt + + properties: + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + port@0: + type: object + description: The DPU output port node from display stream0. + + properties: + reg: + const: 0 + + required: + - reg + + port@1: + type: object + description: The DPU output port node from display stream1. + + properties: + reg: + const: 1 + + required: + - reg + + required: + - "#address-cells" + - "#size-cells" + - port@0 + - port@1 + + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - interrupt-names + - clocks + - clock-names + - power-domains + - power-domain-names + - fsl,dpr-channels + - ports + +additionalProperties: false + +examples: + - | + #include + #include + dpu@56180000 { + compatible = "fsl,imx8qxp-dpu"; + reg = <0x56180000 0x40000>; + interrupt-parent = <&dc0_irqsteer>; + interrupts = <448>, <449>, <450>, <64>, + <65>, <66>, <67>, <68>, + <69>, <70>, <193>, <194>, + <195>, <196>, <197>, <72>, + <73>, <74>, <75>, <76>, + <77>, <78>, <79>, <80>, + <81>, <199>, <200>, <201>, + <202>, <203>, <204>, <205>, + <206>, <207>, <208>, <0>, + <1>, <2>, <3>, <4>, + <82>, <83>, <84>, <85>, + <209>, <210>, <211>, <212>; + interrupt-names = "store9_shdload", + "store9_framecomplete", + "store9_seqcomplete", + "extdst0_shdload", + "extdst0_framecomplete", + "extdst0_seqcomplete", + "extdst4_shdload", + "extdst4_framecomplete", + "extdst4_seqcomplete", + "extdst1_shdload", + "extdst1_framecomplete", + "extdst1_seqcomplete", + "extdst5_shdload", + "extdst5_framecomplete", + "extdst5_seqcomplete", + "disengcfg_shdload0", + "disengcfg_framecomplete0", + "disengcfg_seqcomplete0", + "framegen0_int0", + "framegen0_int1", + "framegen0_int2", + "framegen0_int3", + "sig0_shdload", + "sig0_valid", + "sig0_error", + "disengcfg_shdload1", + "disengcfg_framecomplete1", + "disengcfg_seqcomplete1", + "framegen1_int0", + "framegen1_int1", + "framegen1_int2", + "framegen1_int3", + "sig1_shdload", + "sig1_valid", + "sig1_error", + "cmdseq_error", + "comctrl_sw0", + "comctrl_sw1", + "comctrl_sw2", + "comctrl_sw3", + "framegen0_primsync_on", + "framegen0_primsync_off", + "framegen0_secsync_on", + "framegen0_secsync_off", + "framegen1_primsync_on", + "framegen1_primsync_off", + "framegen1_secsync_on", + "framegen1_secsync_off"; + clocks = <&dc0_dpu_lpcg IMX_LPCG_CLK_5>, + <&dc0_dpu_lpcg IMX_LPCG_CLK_4>, + <&clk IMX_SC_R_DC_0_PLL_0 IMX_SC_PM_CLK_PLL>, + <&clk IMX_SC_R_DC_0_PLL_1 IMX_SC_PM_CLK_PLL>, + <&clk IMX_SC_R_DC_0_VIDEO0 IMX_SC_PM_CLK_BYPASS>, + <&clk IMX_SC_R_DC_0_VIDEO1 IMX_SC_PM_CLK_BYPASS>, + <&dc0_disp_lpcg IMX_LPCG_CLK_0>, + <&dc0_disp_lpcg IMX_LPCG_CLK_1>; + clock-names = "axi", "cfg", + "pll0", "pll1", "bypass0", "bypass1", + "disp0", "disp1"; + power-domains = <&pd IMX_SC_R_DC_0>, + <&pd IMX_SC_R_DC_0_PLL_0>, + <&pd IMX_SC_R_DC_0_PLL_1>; + power-domain-names = "dc", "pll0", "pll1"; + fsl,dpr-channels = <&dc0_dpr1_channel1>, + <&dc0_dpr1_channel2>, + <&dc0_dpr1_channel3>, + <&dc0_dpr2_channel1>, + <&dc0_dpr2_channel2>, + <&dc0_dpr2_channel3>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpu0_disp0_pixel_combiner0_ch0: endpoint { + remote-endpoint = <&pixel_combiner0_ch0_dpu0_disp0>; + }; + }; + + port@1 { + reg = <1>; + dpu0_disp1_pixel_combiner0_ch1: endpoint { + remote-endpoint = <&pixel_combiner0_ch1_dpu0_disp1>; + }; + }; + }; + };