diff mbox

[2/2] ARM64: zynqmp: Correct the watchdog timer interrupt number

Message ID 1d73c4f687ebab2f5f2c48f9174055f08bdd40dd.1470749892.git.michal.simek@xilinx.com (mailing list archive)
State New, archived
Headers show

Commit Message

Michal Simek Aug. 9, 2016, 1:38 p.m. UTC 
From: Punnaiah Choudary Kalluri <punnaiah.choudary.kalluri@xilinx.com>

Corrected the watchdog timer interrupt number.
Origin value was for CSUPMU watchdog.

Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---

 arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Comments

Michal Simek Aug. 19, 2016, 10:31 a.m. UTC | #1 
On 9.8.2016 15:38, Michal Simek wrote:
> From: Punnaiah Choudary Kalluri <punnaiah.choudary.kalluri@xilinx.com>
> 
> Corrected the watchdog timer interrupt number.
> Origin value was for CSUPMU watchdog.
> 
> Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xilinx.com>
> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
> ---
> 
>  arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> index 8ed4f42e781b..3bae4b2675d9 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> @@ -369,7 +369,7 @@
>  			compatible = "cdns,wdt-r1p2";
>  			status = "disabled";
>  			interrupt-parent = <&gic>;
> -			interrupts = <0 52 1>;
> +			interrupts = <0 113 1>;
>  			reg = <0x0 0xfd4d0000 0x0 0x1000>;
>  			timeout-sec = <10>;
>  		};
> 

Applied both.

Thanks,
Michal
diff mbox

Patch

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
index 8ed4f42e781b..3bae4b2675d9 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
+++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
@@ -369,7 +369,7 @@ 
 			compatible = "cdns,wdt-r1p2";
 			status = "disabled";
 			interrupt-parent = <&gic>;
-			interrupts = <0 52 1>;
+			interrupts = <0 113 1>;
 			reg = <0x0 0xfd4d0000 0x0 0x1000>;
 			timeout-sec = <10>;
 		};