From patchwork Wed Jul 17 20:49:18 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Magnus Damm X-Patchwork-Id: 2829012 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork1.web.kernel.org (Postfix) with ESMTP id E0A059F9A0 for ; Wed, 17 Jul 2013 20:49:56 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 9689820377 for ; Wed, 17 Jul 2013 20:49:55 +0000 (UTC) Received: from casper.infradead.org (casper.infradead.org [85.118.1.10]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 0A6362037E for ; Wed, 17 Jul 2013 20:49:54 +0000 (UTC) Received: from merlin.infradead.org ([2001:4978:20e::2]) by casper.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1UzYfO-0008Hk-AU; Wed, 17 Jul 2013 20:49:42 +0000 Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1UzYfJ-00081i-EM; Wed, 17 Jul 2013 20:49:37 +0000 Received: from mail-pa0-x22a.google.com ([2607:f8b0:400e:c03::22a]) by merlin.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1UzYfF-00080R-NV for linux-arm-kernel@lists.infradead.org; Wed, 17 Jul 2013 20:49:35 +0000 Received: by mail-pa0-f42.google.com with SMTP id rl6so2398352pac.1 for ; Wed, 17 Jul 2013 13:49:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:date:message-id:subject; bh=EiwYv9vcbq+b/XCEAs1ROeDdzHGVcrfQWKZpQX93gJo=; b=Jat6LJOVZRmlTNmdpSb+7hgRRJ6OivmYokBPR/AD1WW1c1fEXFm5Kiox63IhTCMK5O P9Lf5X1eDhBMgHE9oCLNXdl4OnM28/FmipL7QrmFfoBc3AbT6yAGVrcRJdYaX1fzu4o2 f0ENaOy2iy6av7Lbse4CBDuxnutu3PDA2cCVmFwpum93oQHy3TSv3n5OoReC//dY9oft o2mh/op7Lcj7sNOQWEvK6IMZC1Nq9P/BtNVvUemeXcTQdjRUoLzTlwkxKZzvryVHZ7kI dFvIxXMJ89ZYq2joAsZNNahj0vMaroGdJzRgcN1OQ7TO0V1IV2SMM7soUh2UvCXyDv7c 5gDw== X-Received: by 10.68.29.2 with SMTP id f2mr8607499pbh.184.1374094152009; Wed, 17 Jul 2013 13:49:12 -0700 (PDT) Received: from [127.0.0.1] (ac230065.ppp.asahi-net.or.jp. [183.77.230.65]) by mx.google.com with ESMTPSA id ai6sm12327071pad.15.2013.07.17.13.49.08 for (version=TLSv1.2 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 17 Jul 2013 13:49:10 -0700 (PDT) From: Magnus Damm To: linux-sh@vger.kernel.org Date: Thu, 18 Jul 2013 05:49:18 +0900 Message-Id: <20130717204918.30125.40588.sendpatchset@w520> Subject: [PATCH] ARM: shmobile: r8a7790 SMP prototype v5 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20130717_164933_976638_2149CE5F X-CRM114-Status: GOOD ( 18.18 ) X-Spam-Score: -2.0 (--) Cc: linux@arm.linux.org.uk, arnd@arndb.de, Magnus Damm , horms@verge.net.au, ulrich.hecht@gmail.com, olof@lixom.net, shinya.kuribayashi.px@renesas.com, linux-arm-kernel@lists.infradead.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.5 required=5.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_MED, RP_MATCHES_RCVD, T_DKIM_INVALID, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Shinya Kuribayashi Add SMP prototype support for r8a7790 by enabling one cluster of either 4 x Cortex-A7 or 4 x Cortex-A15. This patch only adds support for booting, at this point no CPU Hotplug is included. In v5 both the big and the LITTLE clusters are working with either architected timers (in physical mode only for CA7) or CMT and broadcast timer. On r8a7790 the MD6 pin control boot processor, and on the Lager board SW8.7 can be used to select big or LITTLE. In big boot mode the CPU cores will be configured as: - CPU0, CPU1, CPU2, CPU3: enabled (CA15) - CPU4, CPU5, CPU6, CPU7: disabled (CA7) In LITTLE boot mode the CPU cores will be configured as: - CPU0, CPU5, CPU6, CPU7: enabled (CA7) - CPU1, CPU2, CPU3, CPU4: disabled (CA15) Base addresses for RST and APMU are still hard coded but DT will be used for them in future versions. Signed-off-by: Shinya Kuribayashi Signed-off-by: Magnus Damm --- Changes since v4: - Rolled in the following patches from Kuribayashi-san, thanks! ARM: shmobile: smp-r8a7790: remove the obsolete RESCNT register ARM: shmobile: smp-r8a7790: rename s/carescnt/rescnt/g ARM: shmobile: smp-r8a7790: rename s/cabar/bar/g as well ARM: shmobile: smp-r8a7790: power up a CPU core at .smp_boot_secondary stage Written against kernel.org renesas git tag renesas-devel-20130717 arch/arm/boot/dts/r8a7790.dtsi | 49 ++++++++ arch/arm/mach-shmobile/Makefile | 1 arch/arm/mach-shmobile/board-lager-reference.c | 1 arch/arm/mach-shmobile/board-lager.c | 1 arch/arm/mach-shmobile/include/mach/common.h | 1 arch/arm/mach-shmobile/include/mach/r8a7790.h | 1 arch/arm/mach-shmobile/setup-r8a7790.c | 1 arch/arm/mach-shmobile/smp-r8a7790.c | 143 ++++++++++++++++++++++++ 8 files changed, 198 insertions(+) --- 0001/arch/arm/boot/dts/r8a7790.dtsi +++ work/arch/arm/boot/dts/r8a7790.dtsi 2013-07-18 05:35:38.000000000 +0900 @@ -24,6 +24,55 @@ reg = <0>; clock-frequency = <1300000000>; }; + + cpu1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <1>; + clock-frequency = <1300000000>; + }; + + cpu2: cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <2>; + clock-frequency = <1300000000>; + }; + + cpu3: cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <3>; + clock-frequency = <1300000000>; + }; + + cpu4: cpu@4 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x100>; + clock-frequency = <780000000>; + }; + + cpu5: cpu@5 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x101>; + clock-frequency = <780000000>; + }; + + cpu6: cpu@6 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x102>; + clock-frequency = <780000000>; + }; + + cpu7: cpu@7 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x103>; + clock-frequency = <780000000>; + }; }; gic: interrupt-controller@f1001000 { --- 0001/arch/arm/mach-shmobile/Makefile +++ work/arch/arm/mach-shmobile/Makefile 2013-07-18 05:35:38.000000000 +0900 @@ -19,6 +19,7 @@ obj-$(CONFIG_ARCH_EMEV2) += setup-emev2. smp-y := platsmp.o headsmp.o smp-$(CONFIG_ARCH_SH73A0) += smp-sh73a0.o headsmp-scu.o smp-$(CONFIG_ARCH_R8A7779) += smp-r8a7779.o headsmp-scu.o +smp-$(CONFIG_ARCH_R8A7790) += smp-r8a7790.o smp-$(CONFIG_ARCH_EMEV2) += smp-emev2.o headsmp-scu.o # IRQ objects --- 0001/arch/arm/mach-shmobile/board-lager-reference.c +++ work/arch/arm/mach-shmobile/board-lager-reference.c 2013-07-18 05:35:38.000000000 +0900 @@ -38,6 +38,7 @@ static const char *lager_boards_compat_d }; DT_MACHINE_START(LAGER_DT, "lager") + .smp = smp_ops(r8a7790_smp_ops), .init_early = r8a7790_init_delay, .init_machine = lager_add_standard_devices, .init_time = r8a7790_timer_init, --- 0001/arch/arm/mach-shmobile/board-lager.c +++ work/arch/arm/mach-shmobile/board-lager.c 2013-07-18 05:35:38.000000000 +0900 @@ -133,6 +133,7 @@ static const char *lager_boards_compat_d }; DT_MACHINE_START(LAGER_DT, "lager") + .smp = smp_ops(r8a7790_smp_ops), .init_early = r8a7790_init_delay, .init_time = r8a7790_timer_init, .init_machine = lager_add_standard_devices, --- 0001/arch/arm/mach-shmobile/include/mach/common.h +++ work/arch/arm/mach-shmobile/include/mach/common.h 2013-07-18 05:35:38.000000000 +0900 @@ -11,6 +11,7 @@ extern void shmobile_boot_vector(void); extern unsigned long shmobile_boot_fn; extern unsigned long shmobile_boot_arg; extern void shmobile_boot_scu(void); +extern void shmobile_invalidate_start(void); struct clk; extern int shmobile_clk_init(void); extern void shmobile_handle_irq_intc(struct pt_regs *); --- 0001/arch/arm/mach-shmobile/include/mach/r8a7790.h +++ work/arch/arm/mach-shmobile/include/mach/r8a7790.h 2013-07-18 05:35:38.000000000 +0900 @@ -7,6 +7,7 @@ void r8a7790_clock_init(void); void r8a7790_pinmux_init(void); void r8a7790_init_delay(void); void r8a7790_timer_init(void); +extern struct smp_operations r8a7790_smp_ops; #define MD(nr) BIT(nr) u32 r8a7790_read_mode_pins(void); --- 0001/arch/arm/mach-shmobile/setup-r8a7790.c +++ work/arch/arm/mach-shmobile/setup-r8a7790.c 2013-07-18 05:35:38.000000000 +0900 @@ -281,6 +281,7 @@ static const char *r8a7790_boards_compat }; DT_MACHINE_START(R8A7790_DT, "Generic R8A7790 (Flattened Device Tree)") + .smp = smp_ops(r8a7790_smp_ops), .init_early = r8a7790_init_delay, .init_time = r8a7790_timer_init, .dt_compat = r8a7790_boards_compat_dt, --- /dev/null +++ work/arch/arm/mach-shmobile/smp-r8a7790.c 2013-07-18 05:40:04.000000000 +0900 @@ -0,0 +1,143 @@ +/* + * SMP support for r8a7790 + * + * Copyright (C) 2012-2013 Renesas Solutions Corp. + * Copyright (C) 2012 Takashi Yoshii + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ +#include +#include +#include +#include +#include +#include + +#define RST 0xe6160000 +#define CA15BAR 0x0020 +#define CA7BAR 0x0030 +#define CA15RESCNT 0x0040 +#define CA7RESCNT 0x0044 + +#define APMU 0xe6150000 +#define CA15WUPCR 0x2010 +#define CA7WUPCR 0x1010 + +#define MERAM 0xe8080000 + +enum { R8A7790_CLST_CA15, R8A7790_CLST_CA7, R8A7790_CLST_NR }; + +static struct { + unsigned int bar; + unsigned int rescnt; + unsigned int rescnt_magic; +} r8a7790_clst[R8A7790_CLST_NR] = { + [R8A7790_CLST_CA15] = { + .bar = CA15BAR, + .rescnt = CA15RESCNT, + .rescnt_magic = 0xa5a50000, + }, + [R8A7790_CLST_CA7] = { + .bar = CA7BAR, + .rescnt = CA7RESCNT, + .rescnt_magic = 0x5a5a0000, + }, +}; + +#define r8a7790_clst_id(cpu) (cpu_logical_map((cpu)) >> 8) +#define r8a7790_cpu_id(cpu) (cpu_logical_map((cpu)) & 0xff) + +static void r8a7790_deassert_reset(unsigned int cpu) +{ + void __iomem *p, *rescnt; + u32 bar, mask, magic; + unsigned int clst_id = r8a7790_clst_id(cpu); + + /* setup reset vectors */ + p = ioremap_nocache(RST, 0x63); + bar = (MERAM >> 8) & 0xfffffc00; + writel_relaxed(bar, p + r8a7790_clst[clst_id].bar); + writel_relaxed(bar | 0x10, p + r8a7790_clst[clst_id].bar); + + /* enable per-core clocks */ + mask = BIT(3 - r8a7790_cpu_id(cpu)); + magic = r8a7790_clst[clst_id].rescnt_magic; + rescnt = p + r8a7790_clst[clst_id].rescnt; + writel_relaxed((readl_relaxed(rescnt) & ~mask) | magic, rescnt); + + iounmap(p); +} + +static void r8a7790_assert_reset(unsigned int cpu) +{ + void __iomem *p, *rescnt; + u32 mask, magic; + unsigned int clst_id = r8a7790_clst_id(cpu); + + p = ioremap_nocache(RST, 0x63); + + /* disable per-core clocks */ + mask = BIT(3 - r8a7790_cpu_id(cpu)); + magic = r8a7790_clst[clst_id].rescnt_magic; + rescnt = p + r8a7790_clst[clst_id].rescnt; + writel_relaxed((readl_relaxed(rescnt) | mask) | magic, rescnt); + + iounmap(p); +} + +static void r8a7790_power_on(unsigned int cpu) +{ + void __iomem *p, *cawupcr; + + /* wake up CPU core via APMU */ + p = ioremap_nocache(APMU, 0x3000); + cawupcr = p + (r8a7790_clst_id(cpu) ? CA7WUPCR : CA15WUPCR); + writel_relaxed(BIT(r8a7790_cpu_id(cpu)), cawupcr); + + /* wait for APMU to finish */ + while (readl_relaxed(cawupcr) != 0) + ; + + iounmap(p); +} + +static void __init r8a7790_smp_prepare_cpus(unsigned int max_cpus) +{ + void __iomem *p; + unsigned int k; + + shmobile_boot_fn = virt_to_phys(shmobile_invalidate_start); + + /* MERAM for jump stub, because BAR requires 256KB aligned address */ + p = ioremap_nocache(MERAM, 16); + memcpy_toio(p, shmobile_boot_vector, 16); + iounmap(p); + + /* keep secondary CPU cores in reset */ + for (k = 1; k < 8; k++) + r8a7790_assert_reset(k); +} + +static int __cpuinit r8a7790_boot_secondary(unsigned int cpu, + struct task_struct *idle) +{ + /* only allow a single cluster for now */ + if (r8a7790_clst_id(cpu) != r8a7790_clst_id(0)) + return -ENOTSUPP; + + r8a7790_power_on(cpu); + r8a7790_deassert_reset(cpu); + return 0; +} + +struct smp_operations r8a7790_smp_ops __initdata = { + .smp_prepare_cpus = r8a7790_smp_prepare_cpus, + .smp_boot_secondary = r8a7790_boot_secondary, +};