From patchwork Thu May 25 08:18:46 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 9747931 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 353B360246 for ; Thu, 25 May 2017 08:20:22 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 280C227528 for ; Thu, 25 May 2017 08:20:22 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 1C8AA27D4A; Thu, 25 May 2017 08:20:22 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 9001427528 for ; Thu, 25 May 2017 08:20:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=gIj0Q2f56/M+cHXxlwTlxfkzpOd0vcWS0fCuoD9LKWA=; b=TqS2naCC/b3q3dK0JevrFfiLEi u/aeUSadur+1xYTgxlYC0IZWYkQCAGb3RGtn8SsplbzLfwVz60Y8Yqajp9WUqbbZqlKDwUxo4y2Uw g3Ab1NnTuZvMZlaRIDCeBxIHpZHLSDkYDtMTLt+oV9gbsNmZ2ittHsWUvEf8RFiNuE79YON1rEFb9 OxXumvy2IkuFKlToCt5KYL3IxKs3T0HTJud/a+V+Nd1lWxhxEvLI57bjHOqn86VpvTbOq8JkjDJSV dWL/9815JTkylhArk4S4Bcc7h4E4hJFVmKSc7uUL8pMLXC19KHX0Gz24ZUHW/q2LRlFtu4DUWZLq+ 5vATkiJw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1dDo0J-0007C5-3z; Thu, 25 May 2017 08:20:19 +0000 Received: from mail-pf0-x231.google.com ([2607:f8b0:400e:c00::231]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dDnzp-0005Lb-DY for linux-arm-kernel@lists.infradead.org; Thu, 25 May 2017 08:19:51 +0000 Received: by mail-pf0-x231.google.com with SMTP id e193so160622831pfh.0 for ; Thu, 25 May 2017 01:19:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=J8JxjbRBsI8jvRQIazpKN3rMPQFEXeoOWrliHdIwG2cQvTZSPpPCusle3rUZC39BPO SYCVm6x4McyvFVCu4gIVph9mA2Xxoksn6XsIUtJetxYrGcwObmys4Vm1vG8c2WuMhzVa 12inK2OxyjUC2EoCpLT+i3U67fD57Ye2IjprQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=BgLw1fcZX5iCvYufWG+dMH6V4jPcvpf3XNws41isYRj36Y2ykbGZVfCrzsmyIav/4w 2Rst7VUYdv9hXOBWS0L8l7cc3zjKgRogTJOC7U8d92CK4Y1+v/h0Zz4Ou2pFmpcGw/z0 e135Md4SnNJ398xUZ+7L4+dxKYRYJiZQdKdl8xaboOnTqAcfKeWepBT61rP8IBIU23si RSLKYi2RgM6Z2VuNRhXK7K1agUihcM/IcBwgfBg8pyOxnO25bk5DX4REgCKUlBZRYN3I qCnXDViE7GRT3x+xsq2HwYJmf5tnhoxl9Vo9lvnan5NhVdVvLrpUTDlGagJPxn5j8oRI 3iSQ== X-Gm-Message-State: AODbwcD4djOI1bwrQ8tSbnOY4MK4gDiuENW+Ja6VlDPOkGrDvtslzTxp WqDm7IyZN3CWX4U3 X-Received: by 10.84.140.5 with SMTP id 5mr49227772pls.113.1495700368657; Thu, 25 May 2017 01:19:28 -0700 (PDT) Received: from docularxu-ThinkPad-T440p.219.146.1.66 ([45.56.159.222]) by smtp.gmail.com with ESMTPSA id b72sm11574470pfd.118.2017.05.25.01.19.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 25 May 2017 01:19:28 -0700 (PDT) From: Guodong Xu To: robh+dt@kernel.org, mark.rutland@arm.com, xuwei5@hisilicon.com, catalin.marinas@arm.com, will.deacon@arm.com, wangkefeng.wang@huawei.com, xuejiancheng@hisilicon.com, peter.griffin@linaro.org, puck.chen@hisilicon.com Subject: [PATCH v2 04/12] arm64: dts: hi3660: add resources for clock and reset Date: Thu, 25 May 2017 16:18:46 +0800 Message-Id: <20170525081854.4701-5-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170525081854.4701-1-guodong.xu@linaro.org> References: <20170525081854.4701-1-guodong.xu@linaro.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20170525_011949_503345_AA4207DE X-CRM114-Status: GOOD ( 10.80 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: zhangfei.gao@linaro.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Zhangfei Gao Add some resource nodes for clock and reset Signed-off-by: Zhangfei Gao Acked-by: Rob Herring --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 53 +++++++++++++++++++++++++++---- 1 file changed, 46 insertions(+), 7 deletions(-) diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 3983086..f55710a 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -5,6 +5,7 @@ */ #include +#include / { compatible = "hisilicon,hi3660"; @@ -141,18 +142,56 @@ #size-cells = <2>; ranges; - fixed_uart5: fixed_19_2M { - compatible = "fixed-clock"; - #clock-cells = <0>; - clock-frequency = <19200000>; - clock-output-names = "fixed:uart5"; + crg_ctrl: crg_ctrl@fff35000 { + compatible = "hisilicon,hi3660-crgctrl", "syscon"; + reg = <0x0 0xfff35000 0x0 0x1000>; + #clock-cells = <1>; }; - uart5: uart@fdf05000 { + crg_rst: crg_rst_controller { + compatible = "hisilicon,hi3660-reset"; + #reset-cells = <2>; + hisi,rst-syscon = <&crg_ctrl>; + }; + + + pctrl: pctrl@e8a09000 { + compatible = "hisilicon,hi3660-pctrl", "syscon"; + reg = <0x0 0xe8a09000 0x0 0x2000>; + #clock-cells = <1>; + }; + + pmuctrl: crg_ctrl@fff34000 { + compatible = "hisilicon,hi3660-pmuctrl", "syscon"; + reg = <0x0 0xfff34000 0x0 0x1000>; + #clock-cells = <1>; + }; + + sctrl: sctrl@fff0a000 { + compatible = "hisilicon,hi3660-sctrl", "syscon"; + reg = <0x0 0xfff0a000 0x0 0x1000>; + #clock-cells = <1>; + }; + + iomcu: iomcu@ffd7e000 { + compatible = "hisilicon,hi3660-iomcu", "syscon"; + reg = <0x0 0xffd7e000 0x0 0x1000>; + #clock-cells = <1>; + + }; + + iomcu_rst: reset { + compatible = "hisilicon,hi3660-reset"; + hisi,rst-syscon = <&iomcu>; + #reset-cells = <2>; + }; + + uart5: serial@fdf05000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf05000 0x0 0x1000>; interrupts = ; - clocks = <&fixed_uart5 &fixed_uart5>; + clocks = <&crg_ctrl HI3660_CLK_GATE_UART5>, + <&crg_ctrl HI3660_CLK_GATE_UART5>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; };