From patchwork Wed Jun 14 08:23:32 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 9785813 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id DC3FF60384 for ; Wed, 14 Jun 2017 08:49:29 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id BFED528583 for ; Wed, 14 Jun 2017 08:49:29 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id B3B982858F; Wed, 14 Jun 2017 08:49:29 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 3F32928583 for ; Wed, 14 Jun 2017 08:49:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=0KPBUgtaWgLvPxQxjKHppjG4UO8KBiRCZedWO3u5T7I=; b=rLu5fuKrBoYciduj/3auRjKH0H b3gjpxd6uNZeIDwWgr3V5YQlwf7kA/8Mro45jtxcjwxKmB5u06vl0kVly8kPWEsnNw96YaCW6LdqD 8KKsiWsSXNMZMcgpHL+Hoah4gXw+FlaaIRVQAjZawKccIQMHt4nPXY4d3w7N0JRuuxZ2eNTxcFS0O fiU87jQcxF5NzbtYss9W6HJeMSUN0+D7Z6kjQL2q3ZOl8ssWJce01PAhKMohJmDCBQilzPdUnemyJ Csy8cS91gWphvM3vte0ZIVg8smcXOKE5TxOLwCvwrFFYr2knuHlegCmd4km/+/PwAj4rXTLjtGcEz 1hUlZ6MQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1dL3zU-0001Th-Fk; Wed, 14 Jun 2017 08:49:28 +0000 Received: from merlin.infradead.org ([2001:8b0:10b:1231::1]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dL3zI-0001A1-QI for linux-arm-kernel@bombadil.infradead.org; Wed, 14 Jun 2017 08:49:17 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=merlin.20170209; h=References:In-Reply-To:Message-Id:Date: Subject:Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=l8HEG60ACS51qmx+5dpnRvo8Cd2RySFdr2XUItZtdDs=; b=JK95gFTpBM+7t8TLHK5FtO4Rg SfNAXuA0YHM7p4Q2f1zg/55QpOR6SS5q6a9EAGtjPyDHwhwJse40Ul5LGWXEy0vmdiL8TkM1t0if7 6cqwqC8o3Dbz+zjGmW3QqnAGq0kLzbKCiakj4Dv3rO1HXHkQU8PhDFeTKM7Z7ThCEvtQZRLJGgaA8 Ump9FWAbwD0IFBibxp6WJ0ClJ24LJIy1JHBwAIST4OxCO8TnIA0GYRntR0fnzt9YPA4aoqIIj9MIg tYfOojFAWZHTnoGzcJrmonFAR1m8JFsWMBiNH8Qd4+F6G3lzrMhxirABOX9LPyDYFneYxLaPehpoB 8aRSFb0rg==; Received: from mail-pg0-x22b.google.com ([2607:f8b0:400e:c05::22b]) by merlin.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dL3ca-0003El-B2 for linux-arm-kernel@lists.infradead.org; Wed, 14 Jun 2017 08:25:49 +0000 Received: by mail-pg0-x22b.google.com with SMTP id f185so72602341pgc.0 for ; Wed, 14 Jun 2017 01:25:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=l8HEG60ACS51qmx+5dpnRvo8Cd2RySFdr2XUItZtdDs=; b=fuETlLuMkRqb+WvKK38oCTdw21HcTloU22Nyp2SEsd9NjVxkeljQtYZyqIgr9Y2qAW LJmYIARp4trqqPyCl5O6aWtCRrIGUcPWmJeIkRL8+WlJ+m8JoQF1nyenQu/E0ofN4u61 S34tro9r5aOidmReod8EbjqkFyiu/wsi39OTs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=l8HEG60ACS51qmx+5dpnRvo8Cd2RySFdr2XUItZtdDs=; b=T+bMWLatan92aArI1pFI7HYSRbM/bnF+IA5o60NqmmiVfQw/9DCGSJlrGMkTKC6T98 72ifvnHObG09gURfof+nRSMKYw2b09yGRglrpLAa8rmwo8ibMzLzcNK3GNuaw1+dYDb3 3Zd4fl5WH5xZ7N6gEnAPnW8uUgzfid/Vobu0WmAfEGcjXcBTozQZ2PQQHGSbSIzYrZ6/ hH7vzTskJSglbD/H4s3ZNOLUKssg+OO/5TevEkHPb9hD5DDZh4c7gN9IegwtgL1cCm78 kqFOmFRyPlDW/SqniRcUuK6Y8vO+JnSSDMrEXo3TMs1q4MmmKtKDWtYdY9aOJ7+N3fAK kiOg== X-Gm-Message-State: AKS2vOzLU42LmdvblGu0gKmfnJzJFVxlknCtvss8HuBYBeglIvPvMUzc Ie3mozwmOHzx9vc9 X-Received: by 10.98.39.2 with SMTP id n2mr3036103pfn.182.1497428726071; Wed, 14 Jun 2017 01:25:26 -0700 (PDT) Received: from docularxu-ThinkPad-T440p.219.146.1.66 ([45.56.159.99]) by smtp.gmail.com with ESMTPSA id h14sm766802pfh.71.2017.06.14.01.25.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 14 Jun 2017 01:25:25 -0700 (PDT) From: Guodong Xu To: robh+dt@kernel.org, mark.rutland@arm.com, xuwei5@hisilicon.com, catalin.marinas@arm.com, will.deacon@arm.com, wangkefeng.wang@huawei.com, xuejiancheng@hisilicon.com, peter.griffin@linaro.org, puck.chen@hisilicon.com, lee.jones@linaro.org, ulf.hansson@linaro.org, bhelgaas@google.com, arnd@arndb.de Subject: [PATCH v3 15/21] dt-bindings: PCI: hisi: Add document for PCIe of Kirin SoCs Date: Wed, 14 Jun 2017 16:23:32 +0800 Message-Id: <20170614082338.15673-16-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170614082338.15673-1-guodong.xu@linaro.org> References: <20170614082338.15673-1-guodong.xu@linaro.org> X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, Xiaowei Song , zhangfei.gao@linaro.org, linux-arm-kernel@lists.infradead.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Xiaowei Song This patch adds document for PCIe of Kirin SoC series. Signed-off-by: Xiaowei Song Acked-by: Rob Herring --- .../devicetree/bindings/pci/kirin-pcie.txt | 50 ++++++++++++++++++++++ 1 file changed, 50 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/kirin-pcie.txt diff --git a/Documentation/devicetree/bindings/pci/kirin-pcie.txt b/Documentation/devicetree/bindings/pci/kirin-pcie.txt new file mode 100644 index 0000000..68ffa0f --- /dev/null +++ b/Documentation/devicetree/bindings/pci/kirin-pcie.txt @@ -0,0 +1,50 @@ +HiSilicon Kirin SoCs PCIe host DT description + +Kirin PCIe host controller is based on Designware PCI core. +It shares common functions with PCIe Designware core driver +and inherits common properties defined in +Documentation/devicetree/bindings/pci/designware-pci.txt. + +Additional properties are described here: + +Required properties +- compatible: + "hisilicon,kirin960-pcie" for PCIe of Kirin960 SoC +- reg: Should contain rc_dbi, apb, phy, config registers location and length. +- reg-names: Must include the following entries: + "dbi": controller configuration registers; + "apb": apb Ctrl register defined by Kirin; + "phy": apb PHY register defined by Kirin; + "config": PCIe configuration space registers. +- reset-gpios: The gpio to generate PCIe perst assert and deassert signal. + +Optional properties: + +Example based on kirin960: + + pcie@f4000000 { + compatible = "hisilicon,kirin-pcie"; + reg = <0x0 0xf4000000 0x0 0x1000>, <0x0 0xff3fe000 0x0 0x1000>, + <0x0 0xf3f20000 0x0 0x40000>, <0x0 0xF4000000 0 0x2000>; + reg-names = "dbi","apb","phy", "config"; + bus-range = <0x0 0x1>; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + ranges = <0x02000000 0x0 0x00000000 0x0 0xf5000000 0x0 0x2000000>; + num-lanes = <1>; + #interrupt-cells = <1>; + interrupt-map-mask = <0xf800 0 0 7>; + interrupt-map = <0x0 0 0 1 &gic 0 0 0 282 4>, + <0x0 0 0 2 &gic 0 0 0 283 4>, + <0x0 0 0 3 &gic 0 0 0 284 4>, + <0x0 0 0 4 &gic 0 0 0 285 4>; + clocks = <&crg_ctrl HI3660_PCIEPHY_REF>, + <&crg_ctrl HI3660_CLK_GATE_PCIEAUX>, + <&crg_ctrl HI3660_PCLK_GATE_PCIE_PHY>, + <&crg_ctrl HI3660_PCLK_GATE_PCIE_SYS>, + <&crg_ctrl HI3660_ACLK_GATE_PCIE>; + clock-names = "pcie_phy_ref", "pcie_aux", + "pcie_apb_phy", "pcie_apb_sys", "pcie_aclk"; + reset-gpios = <&gpio11 1 0 >; + };