From patchwork Thu Jun 15 16:17:59 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 9789087 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id D5E9F60348 for ; Thu, 15 Jun 2017 16:18:54 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C83492869D for ; Thu, 15 Jun 2017 16:18:54 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id BCAC5286BD; Thu, 15 Jun 2017 16:18:54 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 26CC02869D for ; Thu, 15 Jun 2017 16:18:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=BPadUCdNbeCkiVfUtdPIVGcxzmMKpFHBB653MemkZ7A=; b=oJXnSSPy/kaD6X sYLxqhrx65vgNSXh9Ob18gmX/31xKB4/6wqXuTdkIBrUAAUzcWF8piVqlCXcPul0DvEtZBD6pfRQO OddqeZIvRrcoK5pc9bg/PTWoIaEN7gJKkGnx3VRxCK72/IV1oXp0R7efo/g3yTZPro0eaClE1pucJ duLLZg/X3YowKCHgTAB88w6DE5x18kMg/2b6iKSCeHde0nCM51ZUMHr9EgoSDZYy7ZVtXjSpuZ2mv uQkSmPLVSEOwG2zCuCPN7cFoKXePhlvg+GHN/Zhq+gJdsdjWXOFZXd1M/EO06dL9ooLf8R/t5+0Xf xt211MkNZfAc+TlAsVlg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1dLXTx-0006ob-0s; Thu, 15 Jun 2017 16:18:53 +0000 Received: from mail-wr0-x231.google.com ([2a00:1450:400c:c0c::231]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dLXTb-0006O3-EV for linux-arm-kernel@lists.infradead.org; Thu, 15 Jun 2017 16:18:35 +0000 Received: by mail-wr0-x231.google.com with SMTP id q97so25093710wrb.2 for ; Thu, 15 Jun 2017 09:18:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=KrAwAbk7IV2x6w06UBrMxMEBD2IJDermHHt3cqXuGQE=; b=tyqn/IEPZhieX6WKM/Yj3L57gICAKv3sw7B/UY6zI6XpHmuV9H9cQ7fbS25q41ted4 qs7+sAkBxnIlRBk8eUerpBrU0eK7CvEbEPF1XZ2WW1FLMB7qmlE5INk7et5J4VPArJ2W YCSFBHMxqjSB4XtAsf6wVAyT0m99k3ekpcY0I3ccqIswA+oz3CdPwBib1MX9c5xWKe1X OWw4iIT6VdyiZfwFOFYHJKGE/xu8hOkqp6H4csBO6jv6pcqh8uZ4IJbeJy3CxCH/0VWV QRHT07VM55YnMPZMCb3cNUgaAHJRmiCK8VKFxryJL0YynnXaRGeDYAvr5HXFVALCoePc 0LYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=KrAwAbk7IV2x6w06UBrMxMEBD2IJDermHHt3cqXuGQE=; b=Ox+KcoRL+Rjg2Rb0Dp6e9Nejq8H1sgO3ojL4kXfsY6vPZDbjHRMIvh1hukOE7qbQPe m5oKTCBMXa1QJdXXXClCR+l77hsXJYEgBLxPHyO7y0CHKkqPc0klAPQ7TmvandEVSgin TxUEG8SaUVz66s52zshvczEfNoYd2al54tJtf0mc5xDV8em/oWIdjJukNf0XZMBXCFMR kxWxE1iG1CgPIeFL/NYlAzLp3XNLNoUR0zaPNBpfWr3bxnTsK2O9DtHnUHzgKNsl0+1k hW5+9MNunSdUt1B+Joo7/+ZQA06UjLwcbstz3x/R/a8C/PzKgN91x9/8YaWulG+delf4 6y+Q== X-Gm-Message-State: AKS2vOxOw/kgQrIpTwDf/So3hs3zkA7qCMWB4j0Q6CywkVJBmjuaeD5a zKZc4+4HfvS0qmpf X-Received: by 10.223.160.219 with SMTP id n27mr4485925wrn.198.1497543489306; Thu, 15 Jun 2017 09:18:09 -0700 (PDT) Received: from localhost.localdomain ([90.63.244.31]) by smtp.googlemail.com with ESMTPSA id z184sm673177wmz.0.2017.06.15.09.18.08 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Jun 2017 09:18:08 -0700 (PDT) From: Jerome Brunet To: Marc Zyngier , Jason Cooper , Thomas Gleixner , Kevin Hilman Subject: [PATCH v3 1/6] dt-bindings: interrupt-controller: add DT binding for meson GPIO interrupt controller Date: Thu, 15 Jun 2017 18:17:59 +0200 Message-Id: <20170615161804.32658-2-jbrunet@baylibre.com> X-Mailer: git-send-email 2.9.4 In-Reply-To: <20170615161804.32658-1-jbrunet@baylibre.com> References: <20170615161804.32658-1-jbrunet@baylibre.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20170615_091831_658587_CF5B8091 X-CRM114-Status: GOOD ( 15.25 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Carlo Caione , linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, Jerome Brunet Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP This commit adds the device tree bindings description for Amlogic's GPIO interrupt controller available on the meson8b, gxbb and gxl SoC families Signed-off-by: Jerome Brunet --- .../amlogic,meson-gpio-intc.txt | 35 ++++++++++++++++++++++ 1 file changed, 35 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt new file mode 100644 index 000000000000..288e97fb9db4 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt @@ -0,0 +1,35 @@ +Amlogic meson GPIO interrupt controller + +Meson SoCs contains an interrupt controller which is able watch the SoC pads +and generate an interrupt on edges or level. The controller is essentially a +256 pads to 8 GIC interrupt multiplexer, with a filter block to select edge +or level and polarity. We don’t expose all 256 mux inputs because the +documentation shows that upper part is not mapped to any pad. The actual number +of interrupt exposed depends on the SoC. + +Required properties: + +- compatible : must have "amlogic,meson8-gpio-intc” and either + “amlogic,meson8b-gpio-intc” for meson8b SoCs (S805) or + “amlogic,meson-gxbb-gpio-intc” for GXBB SoCs (S905) or + “amlogic,meson-gxl-gpio-intc” for GXL SoCs (S905X, S912) +- interrupt-parent : a phandle to the GIC the interrupts are routed to. + Usually this is provided at the root level of the device tree as it is + common to most of the SoC. +- reg : Specifies base physical address and size of the registers. +- interrupt-controller : Identifies the node as an interrupt controller. +- #interrupt-cells : Specifies the number of cells needed to encode an + interrupt source. The value must be 2. +- meson,upstream-interrupts: Array with the 8 upstream hwirq numbers. These + are the hwirqs used on the parent interrupt controller. + +Example: + +gpio_interrupt: interrupt-controller@9880 { + compatible = "amlogic,meson-gxbb-gpio-intc", + "amlogic,meson-gpio-intc"; + reg = <0x0 0x9880 0x0 0x10>; + interrupt-controller; + #interrupt-cells = <2>; + meson,upstream-interrupts = <64 65 66 67 68 69 70 71>; +};