| Message ID | 20180424224056.23384-1-jae.hyun.yoo@linux.intel.com (mailing list archive) |
|---|---|
| State | New, archived |
| Headers | show |
Hello Jae, On 25 April 2018 at 08:10, Jae Hyun Yoo <jae.hyun.yoo@linux.intel.com> wrote: > This commit fixes incorrect setting of reset bits for PCI/VGA and > PECI modules. > > 1. Reset bit for PCI/VGA is 8. > 2. PECI reset logic is missing so added bit 10 as its reset bit. Great find! Can you please send these upstream as a fix? Apply to 4.17-rc2, and use get_maintainers.pl to identify the lists to send it to. Also add: Fixes: 15ed8ce5f84e ("clk: aspeed: Register gated clocks") Cc: stable <stable@vger.kernel.org> > +++ b/include/dt-bindings/clock/aspeed-clock.h > @@ -43,8 +43,8 @@ > #define ASPEED_RESET_ADC 2 > #define ASPEED_RESET_JTAG_MASTER 3 > #define ASPEED_RESET_MIC 4 > -#define ASPEED_RESET_PWM 5 > -#define ASPEED_RESET_PCIVGA 6 > +#define ASPEED_RESET_PECI 5 > +#define ASPEED_RESET_PWM 6 This numbers form the kernel ABI, so we shouldn't be changing them. However, none of the mainline device trees use PCIVGA, so we can rename that without breaking any one. If we leave PWM as 5, and rename PCIVGA to PECI, we won't break any existing device trees. Cheers, Joel > #define ASPEED_RESET_I2C 7 > #define ASPEED_RESET_AHB 8 > #define ASPEED_RESET_CRT1 9 > -- > 2.7.4 >
Hello Joel, On 4/25/2018 6:55 PM, Joel Stanley wrote: > Hello Jae, > > On 25 April 2018 at 08:10, Jae Hyun Yoo <jae.hyun.yoo@linux.intel.com> wrote: >> This commit fixes incorrect setting of reset bits for PCI/VGA and >> PECI modules. >> >> 1. Reset bit for PCI/VGA is 8. >> 2. PECI reset logic is missing so added bit 10 as its reset bit. > > Great find! > > Can you please send these upstream as a fix? Apply to 4.17-rc2, and > use get_maintainers.pl to identify the lists to send it to. > > Also add: > > Fixes: 15ed8ce5f84e ("clk: aspeed: Register gated clocks") > Cc: stable <stable@vger.kernel.org> > Thanks! I'll send it to upstream maintainers after adding the tags. >> +++ b/include/dt-bindings/clock/aspeed-clock.h >> @@ -43,8 +43,8 @@ >> #define ASPEED_RESET_ADC 2 >> #define ASPEED_RESET_JTAG_MASTER 3 >> #define ASPEED_RESET_MIC 4 >> -#define ASPEED_RESET_PWM 5 >> -#define ASPEED_RESET_PCIVGA 6 >> +#define ASPEED_RESET_PECI 5 >> +#define ASPEED_RESET_PWM 6 > > This numbers form the kernel ABI, so we shouldn't be changing them. > However, none of the mainline device trees use PCIVGA, so we can > rename that without breaking any one. > > If we leave PWM as 5, and rename PCIVGA to PECI, we won't break any > existing device trees. > > Cheers, > > Joel > Got it. I'll rename the PCIVGA to PECI with Keeping the PWM. Thanks, Jae > >> #define ASPEED_RESET_I2C 7 >> #define ASPEED_RESET_AHB 8 >> #define ASPEED_RESET_CRT1 9 >> -- >> 2.7.4 >>
diff --git a/drivers/clk/clk-aspeed.c b/drivers/clk/clk-aspeed.c index de8e1db..71404a2 100644 --- a/drivers/clk/clk-aspeed.c +++ b/drivers/clk/clk-aspeed.c @@ -100,7 +100,7 @@ static const struct aspeed_gate_data aspeed_gates[] = { [ASPEED_CLK_GATE_GCLK] = { 1, 7, "gclk-gate", NULL, 0 }, /* 2D engine */ [ASPEED_CLK_GATE_MCLK] = { 2, -1, "mclk-gate", "mpll", CLK_IS_CRITICAL }, /* SDRAM */ [ASPEED_CLK_GATE_VCLK] = { 3, 6, "vclk-gate", NULL, 0 }, /* Video Capture */ - [ASPEED_CLK_GATE_BCLK] = { 4, 10, "bclk-gate", "bclk", CLK_IS_CRITICAL }, /* PCIe/PCI */ + [ASPEED_CLK_GATE_BCLK] = { 4, 8, "bclk-gate", "bclk", CLK_IS_CRITICAL }, /* PCIe/PCI */ [ASPEED_CLK_GATE_DCLK] = { 5, -1, "dclk-gate", NULL, CLK_IS_CRITICAL }, /* DAC */ [ASPEED_CLK_GATE_REFCLK] = { 6, -1, "refclk-gate", "clkin", CLK_IS_CRITICAL }, [ASPEED_CLK_GATE_USBPORT2CLK] = { 7, 3, "usb-port2-gate", NULL, 0 }, /* USB2.0 Host port 2 */ @@ -315,8 +315,8 @@ static const u8 aspeed_resets[] = { [ASPEED_RESET_ADC] = 23, [ASPEED_RESET_JTAG_MASTER] = 22, [ASPEED_RESET_MIC] = 18, + [ASPEED_RESET_PECI] = 10, [ASPEED_RESET_PWM] = 9, - [ASPEED_RESET_PCIVGA] = 8, [ASPEED_RESET_I2C] = 2, [ASPEED_RESET_AHB] = 1, diff --git a/include/dt-bindings/clock/aspeed-clock.h b/include/dt-bindings/clock/aspeed-clock.h index e983d17..379f727 100644 --- a/include/dt-bindings/clock/aspeed-clock.h +++ b/include/dt-bindings/clock/aspeed-clock.h @@ -43,8 +43,8 @@ #define ASPEED_RESET_ADC 2 #define ASPEED_RESET_JTAG_MASTER 3 #define ASPEED_RESET_MIC 4 -#define ASPEED_RESET_PWM 5 -#define ASPEED_RESET_PCIVGA 6 +#define ASPEED_RESET_PECI 5 +#define ASPEED_RESET_PWM 6 #define ASPEED_RESET_I2C 7 #define ASPEED_RESET_AHB 8 #define ASPEED_RESET_CRT1 9
This commit fixes incorrect setting of reset bits for PCI/VGA and PECI modules. 1. Reset bit for PCI/VGA is 8. 2. PECI reset logic is missing so added bit 10 as its reset bit. Signed-off-by: Jae Hyun Yoo <jae.hyun.yoo@linux.intel.com> --- drivers/clk/clk-aspeed.c | 4 ++-- include/dt-bindings/clock/aspeed-clock.h | 4 ++-- 2 files changed, 4 insertions(+), 4 deletions(-)