Message ID | 20190712034904.5747-5-chris.packham@alliedtelesis.co.nz (mailing list archive) |
---|---|
State | Mainlined |
Commit | 4bf4770db4f0dbf495ca6236644abb413501f6e0 |
Headers | show |
Series | EDAC drivers for Armada XP L2 and DDR | expand |
diff --git a/Documentation/devicetree/bindings/arm/l2c2x0.yaml b/Documentation/devicetree/bindings/arm/l2c2x0.yaml index bfc5c185561c..913a8cd8b2c0 100644 --- a/Documentation/devicetree/bindings/arm/l2c2x0.yaml +++ b/Documentation/devicetree/bindings/arm/l2c2x0.yaml @@ -176,6 +176,10 @@ properties: description: disable parity checking on the L2 cache (L220 or PL310). type: boolean + marvell,ecc-enable: + description: enable ECC protection on the L2 cache + type: boolean + arm,outer-sync-disable: description: disable the outer sync operation on the L2 cache. Some core tiles, especially ARM PB11MPCore have a faulty L220 cache that