Message ID | 20190827131818.14724-5-will@kernel.org (mailing list archive) |
---|---|
State | Mainlined |
Commit | e8620cff99946ea1f7891d7bec071a23a1fdaef3 |
Headers | show |
Series | Fix TLB invalidation on arm64 | expand |
diff --git a/arch/arm64/include/asm/sysreg.h b/arch/arm64/include/asm/sysreg.h index 06ebcfef73df..2b229c23f3c1 100644 --- a/arch/arm64/include/asm/sysreg.h +++ b/arch/arm64/include/asm/sysreg.h @@ -212,6 +212,9 @@ #define SYS_FAR_EL1 sys_reg(3, 0, 6, 0, 0) #define SYS_PAR_EL1 sys_reg(3, 0, 7, 4, 0) +#define SYS_PAR_EL1_F BIT(1) +#define SYS_PAR_EL1_FST GENMASK(6, 1) + /*** Statistical Profiling Extension ***/ /* ID registers */ #define SYS_PMSIDR_EL1 sys_reg(3, 0, 9, 9, 7)
PAR_EL1 is a mysterious creature, but sometimes it's necessary to read it when translating addresses in situations where we cannot walk the page table directly. Add a couple of system register definitions for the fault indication field ('F') and the fault status code ('FST'). Signed-off-by: Will Deacon <will@kernel.org> --- arch/arm64/include/asm/sysreg.h | 3 +++ 1 file changed, 3 insertions(+)