| Message ID | 20191101155842.31467-4-geert+renesas@glider.be (mailing list archive) |
|---|---|
| State | Mainlined |
| Commit | 4075e0db486fe95f416de178bcd1c886ee74e65a |
| Headers | show
Return-Path: <SRS0=rCIu=YZ=lists.infradead.org=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@kernel.org> Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 8C2B114E5 for <patchwork-linux-arm@patchwork.kernel.org>; Fri, 1 Nov 2019 15:59:16 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5CEEC21835 for <patchwork-linux-arm@patchwork.kernel.org>; Fri, 1 Nov 2019 15:59:16 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="tJqZmURB" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5CEEC21835 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=glider.be Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=qC25MRPyFRQw8b7KiwgWOqR5kOYKX+/+gVxCWs1b8x0=; b=tJqZmURB6uXiYGVnUawNNXVTt7 GXrg3LMW6gdhpNXzxluUZg2jLHuSNTSslHK7pd4cLTSMU3xfGcmDnTlDyBdO8/4FV1nwQCbx5JkUe sTuU7bPKKnVmSSVVDekF1/74AZ3ajjDEiRCXP0qC6DKmJ8PM2FsTGyZvWRMnkF1FwQ9wYV0CdvLhZ CrvqB1VWa15GXDWGyhrLXEaOY3Pe1o4o1e6ugH1DNJbLtgfl/lAjDvoBIuSKXLEFHS5rNe2ifsOx5 uLfckBudjgfamUDhU9HuALPwqNgizd0TxTB2U2v9wHYXCf8C/dS/ASCKJilHESJePHCNOuQ1FQX6P YILjeT3w==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1iQZKS-0001yf-Lv; Fri, 01 Nov 2019 15:59:12 +0000 Received: from laurent.telenet-ops.be ([2a02:1800:110:4::f00:19]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1iQZKH-0001pV-Q0 for linux-arm-kernel@lists.infradead.org; Fri, 01 Nov 2019 15:59:03 +0000 Received: from ramsan ([84.195.182.253]) by laurent.telenet-ops.be with bizsmtp id Lfyu210055USYZQ01fyus7; Fri, 01 Nov 2019 16:58:54 +0100 Received: from rox.of.borg ([192.168.97.57]) by ramsan with esmtp (Exim 4.90_1) (envelope-from <geert@linux-m68k.org>) id 1iQZKA-0002ra-9J; Fri, 01 Nov 2019 16:58:54 +0100 Received: from geert by rox.of.borg with local (Exim 4.90_1) (envelope-from <geert@linux-m68k.org>) id 1iQZKA-0008CZ-8b; Fri, 01 Nov 2019 16:58:54 +0100 From: Geert Uytterhoeven <geert+renesas@glider.be> To: arm-soc <arm@kernel.org>, arm-soc <soc@kernel.org> Subject: [GIT PULL 3/6] Renesas ARM64 defconfig updates for v5.5 (take two) Date: Fri, 1 Nov 2019 16:58:39 +0100 Message-Id: <20191101155842.31467-4-geert+renesas@glider.be> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191101155842.31467-1-geert+renesas@glider.be> References: <20191101155842.31467-1-geert+renesas@glider.be> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20191101_085902_020919_82B7B4F2 X-CRM114-Status: UNSURE ( 8.18 ) X-CRM114-Notice: Please train this message. X-Spam-Score: -0.4 (/) X-Spam-Report: SpamAssassin version 3.4.2 on bombadil.infradead.org summary: Content analysis details: (-0.4 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at https://www.dnswl.org/, low trust [2a02:1800:110:4:0:0:f00:19 listed in] [list.dnswl.org] 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record 0.2 HEADER_FROM_DIFFERENT_DOMAINS From and EnvelopeFrom 2nd level mail domains are different 0.0 SPF_NONE SPF: sender does not publish an SPF Record X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: <linux-arm-kernel.lists.infradead.org> List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe> List-Archive: <http://lists.infradead.org/pipermail/linux-arm-kernel/> List-Post: <mailto:linux-arm-kernel@lists.infradead.org> List-Help: <mailto:linux-arm-kernel-request@lists.infradead.org?subject=help> List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe> Cc: linux-renesas-soc@vger.kernel.org, Magnus Damm <magnus.damm@gmail.com>, Geert Uytterhoeven <geert+renesas@glider.be>, linux-arm-kernel@lists.infradead.org MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org> Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org |
| Series |
Renesas SoC updates for v5.5 (take two)
|
expand
|
The following changes since commit d8b178741e5ba571fbcc187c9e3cf9c0eaebf328: arm64: defconfig: Enable R8A774B1 SoC (2019-10-01 09:51:58 +0200) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-arm64-defconfig-for-v5.5-tag2 for you to fetch changes up to b13d0e61629b09153ddbc52eb8b57af7805c0851: arm64: defconfig: Enable R8A77961 SoC (2019-11-01 14:06:01 +0100) ---------------------------------------------------------------- Renesas ARM64 defconfig updates for v5.5 (take two) - Enable support for the new R-Car M3-W+ (r8a77961) SoC. ---------------------------------------------------------------- Geert Uytterhoeven (1): arm64: defconfig: Enable R8A77961 SoC arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+)