From patchwork Fri Jul 10 09:45:40 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Palmer X-Patchwork-Id: 11656163 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 87D2D6C1 for ; Fri, 10 Jul 2020 09:49:50 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 163CB206F4 for ; Fri, 10 Jul 2020 09:49:50 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="b6fzfc9D"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="LcoXrwKE" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 163CB206F4 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=0x0f.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=82g+rhLuZme7GZW3Vmy0+BAzsEEQfzEyHtRpu0LTY0E=; b=b6fzfc9D9jA+d/oYen4od9+d4 yAcqCUarGwESx393xgAvt7M3gsRrsqX8PG3qr3vc18cpOpyo98HbK38TBrmpxGE7fXND+AMoGAK27 0qPuoi6k8+AUColJ74Nju6rwn0foXxBAIsCkc2P5PUJdT5lEKHg2UabPT+MjANEXuwod3fnydBrU/ RvRSxZ8uoG6MaCG6EE5fUaP+YkdsfR/eMC78RSDkGwOF5lqd7d/bLixNQfudoHTA+JVu9JJvYcfge xT2FHDz6lzu5qenJSMB71CfvbQOgWXCFDTlZBXt4In/Pk4hiFnZEoCxPpuaKyQynkXO+Z83DU2qfQ zUReKsxAA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jtpcq-00058l-20; Fri, 10 Jul 2020 09:47:24 +0000 Received: from mail-pg1-x541.google.com ([2607:f8b0:4864:20::541]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jtpbx-0004dP-4G for linux-arm-kernel@lists.infradead.org; Fri, 10 Jul 2020 09:46:31 +0000 Received: by mail-pg1-x541.google.com with SMTP id t6so2309246pgq.1 for ; Fri, 10 Jul 2020 02:46:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=sQh8fTW1CMwiKZg7U1ALPZLqSKSdfYrTnjzy3+XbYyY=; b=LcoXrwKET3Q2WuGFBbKAzDgHF0GVkFzb4suOWPmeOEvM0ZZxEJpqGiN5Rp1pt3X0jA HvZFNzpmm1aSYSGer4VKiJHDFdrOTJT5GT4WfOXNOiW4XCAGp2rbVAZJep/WUaILDQmI iMoh++zpKkKPvYn2RmncPInN4t1rJl6TvR3lw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=sQh8fTW1CMwiKZg7U1ALPZLqSKSdfYrTnjzy3+XbYyY=; b=ac06YSfQOHs9egMyrWIgmQsbCdvAMXbqD4hERaeQYE7+o+acwGv7TvjK//YRogANGS hMM90fOZ+/0xR4zok+FGIfVbZlDlf7mQqVMezdM14sQ8H1b+n1V26bcU12j6WftnNLgP G5samrffrX7cURREK+TsRkejETaMopAFE81ReicmyDyAkiqwS/rOvBWvf7Z+Z79EqYOQ ErsFCfwANj8qnr2EIH9/ynOnmqh2uGYl5FvKbOBd9Mhp5TgaDg8oVoozgHxyHy1Wh/f1 +lSMHCyHr2VCGMYN7OYG+uXGr3bkCtBexs0Xq+LPq1YBhoExcRAxZLf20srRPtJn0qOi JPDw== X-Gm-Message-State: AOAM533i1mVZt9qWlvAL7oNHX9SeYt132rT0l9nG6rANiflby6L+lhSn RtainFS8oBi74lZAKTUkCuo6YLzqgufMDg== X-Google-Smtp-Source: ABdhPJxJvP8y+uMOFKQ59YdfhLwpFRBXsd9tQD64sVWb3uxUMdE43DsIk48cayJ7FJAH99/EokQNNA== X-Received: by 2002:a63:7c42:: with SMTP id l2mr57210802pgn.35.1594374386342; Fri, 10 Jul 2020 02:46:26 -0700 (PDT) Received: from shiro.work ([2400:4162:2428:2f01:7285:c2ff:fe8e:66d7]) by smtp.googlemail.com with ESMTPSA id z9sm5133213pgh.94.2020.07.10.02.46.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Jul 2020 02:46:25 -0700 (PDT) From: Daniel Palmer To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 08/12] ARM: mstar: Add Armv7 base dtsi Date: Fri, 10 Jul 2020 18:45:40 +0900 Message-Id: <20200710094544.430258-9-daniel@0x0f.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200710094544.430258-1-daniel@0x0f.com> References: <20200710094544.430258-1-daniel@0x0f.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200710_054629_249552_3F85CB9E X-CRM114-Status: GOOD ( 14.48 ) X-Spam-Score: -0.2 (/) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-0.2 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 RCVD_IN_DNSWL_NONE RBL: Sender listed at https://www.dnswl.org/, no trust [2607:f8b0:4864:20:0:0:0:541 listed in] [list.dnswl.org] 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record -0.0 SPF_PASS SPF: sender matches SPF record -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, arnd@arndb.de, maz@kernel.org, Daniel Palmer , linux-kernel@vger.kernel.org, linux@armlinux.org.uk, robh+dt@kernel.org, w@1wt.eu, afaerber@suse.de Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org Adds initial dtsi for the base MStar/Sigmastar Armv7 SoCs. These SoCs have very similar memory maps and this will avoid duplicating nodes across multiple dtsis. Signed-off-by: Daniel Palmer --- MAINTAINERS | 1 + arch/arm/boot/dts/mstar-v7.dtsi | 83 +++++++++++++++++++++++++++++++++ 2 files changed, 84 insertions(+) create mode 100644 arch/arm/boot/dts/mstar-v7.dtsi diff --git a/MAINTAINERS b/MAINTAINERS index e433847a7446..2c277fa629fd 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2123,6 +2123,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained W: http://linux-chenxing.org/ F: Documentation/devicetree/bindings/arm/mstar.yaml +F: arch/arm/boot/dts/mstar-v7.dtsi F: arch/arm/mach-mstar/ ARM/NEC MOBILEPRO 900/c MACHINE SUPPORT diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi new file mode 100644 index 000000000000..3b99bb435bb5 --- /dev/null +++ b/arch/arm/boot/dts/mstar-v7.dtsi @@ -0,0 +1,83 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (c) 2020 thingy.jp. + * Author: Daniel Palmer + */ + +#include +#include + +/ { + #address-cells = <1>; + #size-cells = <1>; + interrupt-parent = <&gic>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x0>; + }; + }; + + arch_timer { + compatible = "arm,armv7-timer"; + interrupts = , + , + , + ; + /* + * we shouldn't need this but the vendor + * u-boot is broken + */ + clock-frequency = <6000000>; + }; + + soc: soc { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x16001000 0x16001000 0x00007000>, + <0x1f000000 0x1f000000 0x00400000>; + + gic: interrupt-controller@16001000 { + compatible = "arm,cortex-a7-gic"; + reg = <0x16001000 0x1000>, + <0x16002000 0x2000>, + <0x16004000 0x2000>, + <0x16006000 0x2000>; + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + }; + + riu: bus@1f000000 { + compatible = "simple-bus"; + reg = <0x1f000000 0x00400000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x1f000000 0x00400000>; + + l3bridge: l3bridge@204400 { + compatible = "mstar,l3bridge"; + reg = <0x204400 0x200>; + }; + + pm_uart: uart@221000 { + compatible = "ns16550a"; + reg = <0x221000 0x100>; + reg-shift = <3>; + clock-frequency = <172000000>; + status = "disabled"; + }; + }; + }; +};