Message ID | 20200831081025.2721320-9-nobuhiro1.iwamatsu@toshiba.co.jp (mailing list archive) |
---|---|
State | New, archived |
Headers | show
Return-Path: <SRS0=EgYQ=CJ=lists.infradead.org=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@kernel.org> Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 8395313A4 for <patchwork-linux-arm@patchwork.kernel.org>; Mon, 31 Aug 2020 08:11:37 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5AF1E206F0 for <patchwork-linux-arm@patchwork.kernel.org>; Mon, 31 Aug 2020 08:11:37 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="hYQOcp93" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5AF1E206F0 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=toshiba.co.jp Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=gUeGYi0EC3b+kIfQtKuqYkaMRgEIp8R+m2PTSDCzwSc=; b=hYQOcp93GUF8SRTk4gtWBQ95T TAf1b/euyMnO7mNxjNAPeb/X1G+kDPDn/uhHHe3RooNJ1nuHBqSZ7hg/GOguqKCtw2H1HxwDxHZL8 DHk0mcXUa6FdcCoHwkKSV67+XMk6737K1PGknlsBEFtgPT10qEverOVFLR0dC74bKXNR8mZGriSSj CQRvAQAD3VrPaeg0/lp64vybLgMt6iwXh2abfILjP0vXpEEJwrImuxcjelJqncBGTR5Nuk2zV6nBS Y4JHdNCF/wueC3qc8crq+i5f84Y7tpxWxIoVHIY7P426DSAY+R+pHPGAZ12A02BY6qiUaD6YE5jnd aRptczDTQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kCeuT-0007Sw-3i; Mon, 31 Aug 2020 08:11:25 +0000 Received: from mo-csw1514.securemx.jp ([210.130.202.153] helo=mo-csw.securemx.jp) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kCeu8-0007LW-Oj for linux-arm-kernel@lists.infradead.org; Mon, 31 Aug 2020 08:11:08 +0000 Received: by mo-csw.securemx.jp (mx-mo-csw1514) id 07V8AqTW026219; Mon, 31 Aug 2020 17:10:52 +0900 X-Iguazu-Qid: 34tKBCMUDYhpk0wN40 X-Iguazu-QSIG: v=2; s=0; t=1598861451; q=34tKBCMUDYhpk0wN40; m=fwVSzkDYvj5OI+0lwI0eUKMLoS7HY8P+wJzn7TIPcZA= Received: from imx12.toshiba.co.jp (imx12.toshiba.co.jp [61.202.160.132]) by relay.securemx.jp (mx-mr1511) id 07V8Aoai037753; Mon, 31 Aug 2020 17:10:51 +0900 Received: from enc02.toshiba.co.jp ([61.202.160.51]) by imx12.toshiba.co.jp with ESMTP id 07V8AoAF028308; Mon, 31 Aug 2020 17:10:50 +0900 (JST) Received: from hop101.toshiba.co.jp ([133.199.85.107]) by enc02.toshiba.co.jp with ESMTP id 07V8Aoma004565; Mon, 31 Aug 2020 17:10:50 +0900 From: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp> To: Rob Herring <robh+dt@kernel.org>, Linus Walleij <linus.walleij@linaro.org>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Arnd Bergmann <arnd@arndb.de>, Olof Johansson <olof@lixom.net> Subject: [PATCH v3 8/8] arm64: defconfig: Enable configs for Toshiba Visconti Date: Mon, 31 Aug 2020 17:10:25 +0900 X-TSB-HOP: ON Message-Id: <20200831081025.2721320-9-nobuhiro1.iwamatsu@toshiba.co.jp> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200831081025.2721320-1-nobuhiro1.iwamatsu@toshiba.co.jp> References: <20200831081025.2721320-1-nobuhiro1.iwamatsu@toshiba.co.jp> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200831_041105_458837_13AFA7E2 X-CRM114-Status: GOOD ( 11.94 ) X-Spam-Score: -0.7 (/) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-0.7 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at https://www.dnswl.org/, low trust [210.130.202.153 listed in list.dnswl.org] -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.0 SPF_PASS SPF: sender matches SPF record X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: <linux-arm-kernel.lists.infradead.org> List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe> List-Archive: <http://lists.infradead.org/pipermail/linux-arm-kernel/> List-Post: <mailto:linux-arm-kernel@lists.infradead.org> List-Help: <mailto:linux-arm-kernel-request@lists.infradead.org?subject=help> List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe> Cc: devicetree@vger.kernel.org, punit1.agrawal@toshiba.co.jp, linux-gpio@vger.kernel.org, Sudeep Holla <sudeep.holla@arm.com>, Marc Zyngier <maz@misterjones.org>, Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>, yuji2.ishikawa@toshiba.co.jp, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org> Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org |
Series |
Add Toshiba Visconti ARM64 Platform support
|
expand
|
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index e0f33826819f..8faadd68f859 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -57,6 +57,7 @@ CONFIG_ARCH_THUNDER=y CONFIG_ARCH_THUNDER2=y CONFIG_ARCH_UNIPHIER=y CONFIG_ARCH_VEXPRESS=y +CONFIG_ARCH_VISCONTI=y CONFIG_ARCH_XGENE=y CONFIG_ARCH_ZX=y CONFIG_ARCH_ZYNQMP=y
Enable support for the Toshiba Visconti SoCs. Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp> --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+)