From patchwork Tue Sep 28 18:21:32 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Florian Fainelli X-Patchwork-Id: 12523497 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0F396C433F5 for ; Tue, 28 Sep 2021 18:26:39 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C6677613A6 for ; Tue, 28 Sep 2021 18:26:38 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org C6677613A6 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=zp0p34aRBR+FtXcEY33TrVNXmBrkAw1zRoraIIipP3w=; b=0EPbHC4149zFk+ UO6oB+CQRkupor4y0n1AlnqkcNsxQiNufVpPdDKM5a0EcWZljtBTTlilp1v1a0XgjVBehqjo8zYOa +mW1lWxUwJoB/4v2gVdcYJwMR48cRC4T1xyrbLoZ9aH5yQMQEcjxtMCdQkY7qjAHF3qZj8AlJo+4i k7tnTyYR2DkMm6+GMlHhtUaE3yK3yxaP5HB7fsBGdteTCg7YVkvFrmDlAYafX0mLAbWr7rk8OfCxR qPXIAd1FE7yeAi7/J6DvGn70AzJE/OrVvTGIem9T//b8b7/RZU2ITtphkqViHErJbAT/wv/9OX0eU myyuKr+otDQ00DZCJkYQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mVHmQ-008P1I-AW; Tue, 28 Sep 2021 18:24:39 +0000 Received: from mail-pj1-x1031.google.com ([2607:f8b0:4864:20::1031]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mVHkP-008OCG-CV for linux-arm-kernel@lists.infradead.org; Tue, 28 Sep 2021 18:22:34 +0000 Received: by mail-pj1-x1031.google.com with SMTP id g13-20020a17090a3c8d00b00196286963b9so2327692pjc.3 for ; Tue, 28 Sep 2021 11:22:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=cLaNe7Oyl1seZD/HRHq9xGsMnTdlxwayLK+zY+0ZWyA=; b=GVf8JqVfE5tUe1+G4ZayP8tJOzI0A2eBH4uWjOE0sUIjzn97IhcmTXOeulmn9s3fPx LdHpslP3yN5v7bAojKruljU8KXtDuqP5otQXvmLNOlOGF36E+2QU2c75E/VCGLEFdloc sF40SIG6C+I6lP6NWjWotFUyThbdvdCNXZzNWmoWY/00nL0jWuQzbukSQuP3UkunrKr0 DZKl1bcay+2UYauuJ4wW28THfKtJEkGhiFgqHjLRUh8zQ9JuPC4hoepAMQsZuJ+jMGMn 1uVQQgCiwgHdPrPvzKhJLZsPnCwKcFBFbzbATAmR0U+EbA6aHdV5gi2F2q5vu5HzerYd u65A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=cLaNe7Oyl1seZD/HRHq9xGsMnTdlxwayLK+zY+0ZWyA=; b=LYe3/I1qrJM3NkoPVMMTE2nmNf1QDRjfuehoO05L3c4gQZGToPGQZGiv1uiD7PaltW shLw4HUXWbHjOcMOEHhoVORVTLk8IYOd7evVATLXXNJ66FQOQwDk6v/o0jJCDSPMnq+L eVhQ6pHPywZeSTHfam+RvGQSismKERdxFbn2Qv4Nrw6M99HnvIAkTtj1HNJYboUDT2iz C6idAzvOAeG3vNs8Z2FPkCSOTlpSf5BTG/NBfMbFvdnrk1+chOvUhrXVh+u4MTtY9IJ4 p05u3QtYOH5e1c1hTEgSoi0YS/GEZW5NbBZLcrYH3X6nem74FZA1peAFFOYAGTMnqZM8 299g== X-Gm-Message-State: AOAM530honnzMjnxLKXaDtBiPmrAylxcOxvLQB9fnIgxA6DK3FIgCcBM budU2najiPqgrNkhXfLx0dA= X-Google-Smtp-Source: ABdhPJwawjQqhVLsl67lDh7giXS6Mayn2/vDXZUilYLKdi8lu5Gz15t03jvkk//eAdF1/CsPbRGWRA== X-Received: by 2002:a17:902:dad2:b0:13c:a6ce:faea with SMTP id q18-20020a170902dad200b0013ca6cefaeamr5977706plx.45.1632853352243; Tue, 28 Sep 2021 11:22:32 -0700 (PDT) Received: from fainelli-desktop.igp.broadcom.net ([192.19.223.252]) by smtp.gmail.com with ESMTPSA id x19sm20855288pfn.105.2021.09.28.11.22.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Sep 2021 11:22:31 -0700 (PDT) From: Florian Fainelli To: linux-kernel@vger.kernel.org Cc: Florian Fainelli , Ray Jui , Scott Branden , bcm-kernel-feedback-list@broadcom.com (maintainer:BROADCOM BCM281XX/BCM11XXX/BCM216XX ARM ARCHITE...), Russell King , Catalin Marinas , Will Deacon , Thomas Bogendoerfer , Thomas Gleixner , Marc Zyngier , Rob Herring , Frank Rowand , linux-arm-kernel@lists.infradead.org (moderated list:ARM SUB-ARCHITECTURES), linux-mips@vger.kernel.org (open list:MIPS), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE) Subject: [PATCH v3 07/14] genirq: Export irq_gc_{unmask_enable, mask_disable}_reg Date: Tue, 28 Sep 2021 11:21:32 -0700 Message-Id: <20210928182139.652896-8-f.fainelli@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210928182139.652896-1-f.fainelli@gmail.com> References: <20210928182139.652896-1-f.fainelli@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210928_112233_451979_895612EC X-CRM114-Status: GOOD ( 12.66 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org In order to allow drivers/irqchip/irq-brcmstb-l2.c to be built as a module we need to export: irq_gc_unmask_enable_reg() and irq_gc_mask_disable_reg(). Signed-off-by: Florian Fainelli --- kernel/irq/generic-chip.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/kernel/irq/generic-chip.c b/kernel/irq/generic-chip.c index cc7cdd26e23e..4c011c21bb1a 100644 --- a/kernel/irq/generic-chip.c +++ b/kernel/irq/generic-chip.c @@ -44,6 +44,7 @@ void irq_gc_mask_disable_reg(struct irq_data *d) *ct->mask_cache &= ~mask; irq_gc_unlock(gc); } +EXPORT_SYMBOL_GPL(irq_gc_mask_disable_reg); /** * irq_gc_mask_set_bit - Mask chip via setting bit in mask register @@ -103,6 +104,7 @@ void irq_gc_unmask_enable_reg(struct irq_data *d) *ct->mask_cache |= mask; irq_gc_unlock(gc); } +EXPORT_SYMBOL_GPL(irq_gc_unmask_enable_reg); /** * irq_gc_ack_set_bit - Ack pending interrupt via setting bit