From patchwork Thu Dec 9 21:14:01 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jim Quinlan X-Patchwork-Id: 12695527 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EC3D9C433F5 for ; Thu, 9 Dec 2021 21:16:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:List-Subscribe:List-Help: List-Post:List-Archive:List-Unsubscribe:List-Id:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=jKVZWeUZMxnl0YFWK1ESZ1uSg784JTFYIfA2RkfjRgE=; b=gaNrsoON/7Kfl9 d2HvaQaTZSLSnw7YCc7DKPYIpY/htrJ7DdzFnkePb7FwswT2Tr4F75Q0QENh6lG5ZC0A/6kVJYsD5 2KjNeSzKLP7+VljKfOtPur4KPnzYMe/lnnON2jzgiJuH7YKp1O0fS6lW3iIP9/GVzzLSFqCiYrq2n dUID+1JnHZ63QUf98FzE/22Ln4bF71whCv1DjBBzDrmW5aaq1yxYwVf1kmFNyJTr4DU6fQ5sr4o7n +FI4pwsCmUmwtj5IgLcJNzhqJvnzJD0BdOyRmrSfa7ZJEX2D8MkAoiCJkQmU/EIR/QwjcqgfcS93e dgY7ZFd0FXHzw43kbETA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mvQke-0000wE-5F; Thu, 09 Dec 2021 21:14:52 +0000 Received: from mail-pj1-x102d.google.com ([2607:f8b0:4864:20::102d]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mvQkB-0000nq-Jb; Thu, 09 Dec 2021 21:14:25 +0000 Received: by mail-pj1-x102d.google.com with SMTP id n15-20020a17090a160f00b001a75089daa3so7940964pja.1; Thu, 09 Dec 2021 13:14:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Mlsh7dHVaUbpSBFxq3neiP3SXJ2omeiCvlm9a7TlWWo=; b=o1yRTRvN9rB29RhN8won8BaUYLhbnYpr8VbhAuVi9/95Kwd0RcEP/rhSxaeYmfmhvG 1/Vm+XsKiaV750uwNVCfOmGj+Xvmj9C0Sn2/mcy2QO3pFgobrzAS9e8x8UP1ZID33R2v sIMSWc4I/dy2NjlNzJcJoaRcGvVVwinS4nHgBc2wLd34/5zNV3cfylek+VDgoAW6jall izB+hZbrjq32uKpf/uv1ZP52UE7ViP7CAkOsATvO4F+0Bu2giNjWeczBLKpvB0985pa/ PFVegcYeoLZGOCaBbbocmaY8c6+Bjv4MasdtsxOkT2V+rnv0D6q9HbNqfP2Ig3B3rWQT 4jdA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Mlsh7dHVaUbpSBFxq3neiP3SXJ2omeiCvlm9a7TlWWo=; b=JfliSg7moBQVazT7yMR1Q/OkEzxFv1Jn+ktwNns5auaZnrcIprPxyqs2wNomo0OXLD uqh67/Eu/EUNI63rdk32r4kHMgJfp3K1Tanrub4eDWNKjwAKwbWhrvSQqs8iN7j9y9A0 ANERGFFu1+MgNaUIiLMQgg2t+McbA1Y4f7NHlDSLqCemLK83NiciTSPDeMdWbf8BO/zt 6LTP6xBpl84LYsv9vBuk42J0sn8IRaxd7W7MYiRWo78v8e164lR2WOuMADMHbTeo/JRu 4ZNuYxL0YYEt3pq+b2zcEWYE+hG/0aKTYzMMEtmljltlKrK0hVgew3cAJJZCkyYDgVaF 4RZw== X-Gm-Message-State: AOAM531Olc9J6+21LZsjM6xXnB21Vykp6WeKBTA/Ttkeoz7V0YiVgec2 5vW/aOrGdPvtVJuuMVsg0Ro= X-Google-Smtp-Source: ABdhPJypf6f9wIQqndSaToBWmTE6o9AXvHEV34jt2TxjD7g5guqcJrXi806zmz58A40Jd0iXp1yxBw== X-Received: by 2002:a17:90a:4142:: with SMTP id m2mr18927143pjg.80.1639084462546; Thu, 09 Dec 2021 13:14:22 -0800 (PST) Received: from stbsrv-and-01.and.broadcom.net ([192.19.11.250]) by smtp.gmail.com with ESMTPSA id y4sm617800pfi.178.2021.12.09.13.14.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 Dec 2021 13:14:22 -0800 (PST) From: Jim Quinlan To: linux-pci@vger.kernel.org, Bjorn Helgaas , Nicolas Saenz Julienne , Rob Herring , Mark Brown , bcm-kernel-feedback-list@broadcom.com, jim2101024@gmail.com, james.quinlan@broadcom.com Cc: Florian Fainelli , Rob Herring , Saenz Julienne , linux-rpi-kernel@lists.infradead.org (moderated list:BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v10 3/7] dt-bindings: PCI: Add bindings for Brcmstb EP voltage regulators Date: Thu, 9 Dec 2021 16:14:01 -0500 Message-Id: <20211209211407.8102-4-jim2101024@gmail.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211209211407.8102-1-jim2101024@gmail.com> References: <20211209211407.8102-1-jim2101024@gmail.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211209_131423_675197_CBC65F40 X-CRM114-Status: GOOD ( 10.47 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add bindings for Brcmstb EP voltage regulators. A new mechanism is to be added to the Linux PCI subsystem that will allocate and turn on/off regulators. These are standard regulators -- vpcie12v, vpcie3v3, and vpcie3v3aux -- placed in the DT in the bridge node under the host bridge device. The use of a regulator property in the pcie EP subnode such as "vpcie12v-supply" depends on a pending pullreq to the pci-bus.yaml file at https://github.com/devicetree-org/dt-schema/pull/63 Signed-off-by: Jim Quinlan Reviewed-by: Rob Herring --- .../bindings/pci/brcm,stb-pcie.yaml | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml index 22f2ef446f18..3e3c8929c97c 100644 --- a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml +++ b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml @@ -159,5 +159,24 @@ examples: <0x42000000 0x1 0x80000000 0x3 0x00000000 0x0 0x80000000>; brcm,enable-ssc; brcm,scb-sizes = <0x0000000080000000 0x0000000080000000>; + + /* PCIe bridge, Root Port */ + pci@0,0 { + #address-cells = <3>; + #size-cells = <2>; + reg = <0x0 0x0 0x0 0x0 0x0>; + compatible = "pciclass,0604"; + device_type = "pci"; + vpcie3v3-supply = <&vreg7>; + ranges; + + /* PCIe endpoint */ + pci-ep@0,0 { + assigned-addresses = + <0x82010000 0x0 0xf8000000 0x6 0x00000000 0x0 0x2000>; + reg = <0x0 0x0 0x0 0x0 0x0>; + compatible = "pci14e4,1688"; + }; + }; }; };