From patchwork Thu Jan 6 16:03:26 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jim Quinlan X-Patchwork-Id: 12705521 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AE01BC433EF for ; Thu, 6 Jan 2022 16:05:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:List-Subscribe:List-Help: List-Post:List-Archive:List-Unsubscribe:List-Id:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=g88uugqh8zdJ252lfXvkmrbI7AocoI6hAulitSabzaU=; b=gcTE+IA1HXbm9T Azugb9CGxbJcHp55hCrM99XQO+PzY1Wd35GP6IgXiWJs59sr0e6aNxPNN1ryD/qypmM0cIZkh5B3H ruaXwkJRnhmDjQB1D1KNp1/DjQ8ZTHRk/UfO8KR+ABuBSlQy8OAe/TNNlhr0QERXU5NwRXErZ5R5a OG13+wgiU7YoKCjVRoGQdLSehRDE7UjSk1y+8VJ+aAsyRzVZGdhEFI9TOz2geI6KH33aSXq7RlxTz ZpyFJAFn6YVC9QhdrrPGaLSBkvrAMvmOvuLbJalxseLNpGgRGMCkRFwFr4J4v5aT0Few+6q0CH9o1 pUNEGeoTiAC6XXHipD7Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1n5VFO-000XFD-KO; Thu, 06 Jan 2022 16:04:14 +0000 Received: from mail-pg1-x52c.google.com ([2607:f8b0:4864:20::52c]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1n5VEy-000X4i-Nw; Thu, 06 Jan 2022 16:03:50 +0000 Received: by mail-pg1-x52c.google.com with SMTP id s1so2953598pga.5; Thu, 06 Jan 2022 08:03:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=5dT86tBwDZRV1+HRjJU72lkLB4v9H+Y+3vey7BiyYNs=; b=B+2zGrku2UL9VY7W1qquw6ncR2iOIot+MYbsfHolNha1kVqUqYAPqhEEpjPk5DwZBn 8tlwoLz62gx+FUSa70lES5zuysTF0m9eSxIlni/uZT3cjsV0I2AO9p2nuJrii0r1hMJQ Tb2nrvXp+Di5HGF+xZ8RdJddUChNTM9JwZh6xVL+ZBmILt6KpIQZb+2El3WVAkIkIybZ 0W/AKeDq3qJpEYA+Ost5t+ktA+e9bMYd/cVtwP20jYALP9Un1bVIpE5o+yRZGxBaUb3H uo+/TOQsUsOkXtWMi33RNPsrJvutGNs25L0OgmrPNzp9322KRheF8N7Ct83siFvZ4Uof D97g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=5dT86tBwDZRV1+HRjJU72lkLB4v9H+Y+3vey7BiyYNs=; b=t/On5nPOHumgVD75rpCM5QmiVEKS/wAyvGeT+0Dp2omL72J9n/Gj9p/ui6L+C/A7qk sTubRW64T2pMDqGyn0WejUcg+mR33BNkzDgGnGe0bsXjtBW31SUevvNdWlI/c6YGJkKT j19JPrCp955tVHTGUKSpSRaQ0zoNJoI9QmxN9ouEuM7rCs4Ppqq9FU1myxXXoSgGmt6c c+KYLBsOsgBqjGg4qPKaO5IqoSM04hSN2PgdvX5M+P23h4T9MNNLsSMBpQEurl4axJZp nNRqbLzwEjq3zZtnc3tgwhE/8OpzxFDjuaPkMxoj5vwi7Mn2TPVc+emq62k6ATL49DEA EHmg== X-Gm-Message-State: AOAM533mmG1JJcmVWiA5mHcUXC0UfQUbhDtVBuSQhco0fdiY6DecqHZP kwKpw0Wc7pp6gBHoNe0eFC0= X-Google-Smtp-Source: ABdhPJwkGG8nmAsmSlVxaYf4GZ7GnRNaoH6USwzTvf3wkGhONj9co+WIgJ8Uwa3ot4UKiNlylFhVAw== X-Received: by 2002:a63:1ca:: with SMTP id 193mr18612679pgb.497.1641485028037; Thu, 06 Jan 2022 08:03:48 -0800 (PST) Received: from stbsrv-and-01.and.broadcom.net ([192.19.11.250]) by smtp.gmail.com with ESMTPSA id q19sm2376316pgb.77.2022.01.06.08.03.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 08:03:47 -0800 (PST) From: Jim Quinlan To: linux-pci@vger.kernel.org, Bjorn Helgaas , Nicolas Saenz Julienne , Lorenzo Pieralisi , Rob Herring , Mark Brown , bcm-kernel-feedback-list@broadcom.com, jim2101024@gmail.com, james.quinlan@broadcom.com Cc: Florian Fainelli , Rob Herring , Saenz Julienne , linux-rpi-kernel@lists.infradead.org (moderated list:BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH v11 3/7] dt-bindings: PCI: Add bindings for Brcmstb EP voltage regulators Date: Thu, 6 Jan 2022 11:03:26 -0500 Message-Id: <20220106160332.2143-4-jim2101024@gmail.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220106160332.2143-1-jim2101024@gmail.com> References: <20220106160332.2143-1-jim2101024@gmail.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220106_080348_805357_BF8CA532 X-CRM114-Status: GOOD ( 10.57 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add bindings for Brcmstb EP voltage regulators. A new mechanism is to be added to the Linux PCI subsystem that will allocate and turn on/off regulators. These are standard regulators -- vpcie12v, vpcie3v3, and vpcie3v3aux -- placed in the DT in the bridge node under the host bridge device. The use of a regulator property in the pcie EP subnode such as "vpcie12v-supply" depends on a pending pullreq to the pci-bus.yaml file at https://github.com/devicetree-org/dt-schema/pull/63 Reviewed-by: Rob Herring Signed-off-by: Jim Quinlan Acked-by: Florian Fainelli --- .../bindings/pci/brcm,stb-pcie.yaml | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml index 22f2ef446f18..3e3c8929c97c 100644 --- a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml +++ b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml @@ -159,5 +159,24 @@ examples: <0x42000000 0x1 0x80000000 0x3 0x00000000 0x0 0x80000000>; brcm,enable-ssc; brcm,scb-sizes = <0x0000000080000000 0x0000000080000000>; + + /* PCIe bridge, Root Port */ + pci@0,0 { + #address-cells = <3>; + #size-cells = <2>; + reg = <0x0 0x0 0x0 0x0 0x0>; + compatible = "pciclass,0604"; + device_type = "pci"; + vpcie3v3-supply = <&vreg7>; + ranges; + + /* PCIe endpoint */ + pci-ep@0,0 { + assigned-addresses = + <0x82010000 0x0 0xf8000000 0x6 0x00000000 0x0 0x2000>; + reg = <0x0 0x0 0x0 0x0 0x0>; + compatible = "pci14e4,1688"; + }; + }; }; };