From patchwork Fri Feb 18 00:09:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?J=2E_Neusch=C3=A4fer?= X-Patchwork-Id: 12750789 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 24E95C433F5 for ; Fri, 18 Feb 2022 00:12:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=OhyzytU0tNFipDTV/fcVuv9W9nilnl4uGPSJXrhIc6I=; b=n9Siyo9T2i7B6L +WPxubt988NB9HaWKCpUS78QeIPD11ivWMYDSUY6Y5Vln6nTp9AflQoXIZBOf4DTZ28ITlQISP3Ht 2xVwrcGSuoaLRphBMEAItLGOBxxDW2S+MHDFnqxqBAJhDK5TCyg8MCzlFsccJgu8LMNbbsBxqEggN kbI+Gayqert2Yd0em8YwDDTVjeqHv8gLpvyseO5S4tR3XbbLwaJIAQELuANfs2vbMpiuWCgIhrPH+ aKONu1HXolNob5g8DzZ+GmsCxDCLAmazlpUL4cj2NWkBB2qJ6cpzGERQjLrqs+9lwPqGeE1kKBQwi 3T19ujpKO8LF2iSY/vqg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nKqrG-00CY49-Dt; Fri, 18 Feb 2022 00:10:46 +0000 Received: from mout.gmx.net ([212.227.15.18]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nKqqP-00CXd7-Ua for linux-arm-kernel@lists.infradead.org; Fri, 18 Feb 2022 00:09:55 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=gmx.net; s=badeba3b8450; t=1645142976; bh=dzJiVygOZA/XkFKLwsRSgIaENO2Mjx5mqLbH784YinQ=; h=X-UI-Sender-Class:From:To:Cc:Subject:Date:In-Reply-To:References; b=FCjYPrjopSOTOkN5xkyxo4aMsaqyGSRWBJdVLSZOLMXWhQNGuzqE4ny9YAGF7s1gk /SFkKGh0Po6Pe5tnDfcQWbqpS6TovJUR54TWSr1sHHbeCq0DOmFG90hGcH7/yQAh7b 4GHhNfgcy/dCF3zGZvKW5qq5KrGZohHMIY88PM0w= X-UI-Sender-Class: 01bb95c1-4bf8-414a-932a-4f6e2808ef9c Received: from longitude ([5.146.194.160]) by mail.gmx.net (mrgmx004 [212.227.17.190]) with ESMTPSA (Nemesis) id 1MD9X9-1nTtGT0vTt-009Cyg; Fri, 18 Feb 2022 01:09:36 +0100 From: =?utf-8?q?Jonathan_Neusch=C3=A4fer?= To: linux-clk@vger.kernel.org Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mips@vger.kernel.org, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , =?utf-8?q?Jonath?= =?utf-8?q?an_Neusch=C3=A4fer?= , Michael Turquette , Stephen Boyd , Dongjiu Geng Subject: [PATCH v4 3/5] clk: hisilicon: Terminate clk_div_table with sentinel element Date: Fri, 18 Feb 2022 01:09:19 +0100 Message-Id: <20220218000922.134857-4-j.neuschaefer@gmx.net> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220218000922.134857-1-j.neuschaefer@gmx.net> References: <20220218000922.134857-1-j.neuschaefer@gmx.net> MIME-Version: 1.0 X-Provags-ID: V03:K1:96xUFhBHPOxIo5rsl7aBIDVboX7ATG6jjQOvUnqABAZuh+GTOdX 8dHXnASXn6cdEmpIzWVB9KiGlYMZs8v/KXblu7IfthqQKw0zC9ZkRaKpFEQITYz8Vd5PXqi yNPTcZU2mkWfvM8h746o8fOxWR+yA43l6owwHTDU7PCnx+kNNd2UTMqhXHjF3qsdI9h5vv0 iKxkTpKL2eK8GUu/vKlhA== X-UI-Out-Filterresults: notjunk:1;V03:K0:Ql56313tolk=:Wc9bpvNMS3EcswujPVJEIN 1EAiSU9uhRJH9Gra1G+hprLiZ31XYGylZGDcD4PiqvxXvH5xDnL1wZWvREidCkUt/8uF8ZFc8 vdi+7BGzI7INCxGhGeZIBMkRF7n6UtgXIVP2WRWbhWgJH/qhyX/f9V73502HJjkCHsBQUSlKa OfuRAW51ROKeTv81HSEFnaH9IG3d20THDv6c9FLmwTy0Jc6RrImgk2gArGtUFbVrqoUhaxZ3V HndtmWSJ2UdFKZCqNO9fGLmgASdlOgI0OyQRxlbP6b9PRIhSIx3GPcrDQurftqdsYgBb7QIpH qIjdeC5K2u3//RFe1kJ7MbK0ZbqyXuJyh5wl35rZCumW+5tMHkn20oi10Ygpoihb97tW6uVRT zj+jM4jt7hYDbFF7qEXplRdwxHAOZ+lyFcE3SglCYD9Q58KuFLo3oMtwxwucBRm9o7GLoNO++ WIA90P8t9FvDJnAOL7uLXbbmh6w1OKf8ohC1cav2WFNT23/I9sYErNryZTNYzRDRM0ReE8Tfg claIFk1DKNfvB0xvtGxfwRqWRC7Zvy2/3Hx1TldCQOG4rtG6kX+JZ2ygeBKG+8k0ZFRyzB2u2 zQuvKtuXbZqeN/EHgLoO4mkyk72XcbuBu+LExrwS/Lclz+iQ/pahiUxOolkZW9B0BnR6LVXa4 NHg5B6SXlO3JA6JhUV2tQhf0hsELDcTMihCQ8SU8IU4RJj03A6iWUo24P4BeflctxgomvlycL xeSJROfUs/yQJPVm0qcf1DTq8aZLG/J/rQVxWGwGvBMy8PJjfZUHGHCbGKACX1S8uay66PY5g FYwQ8n6ma0STPAlqaCrae4XXFI67Epzot3LuuZFYFzGeZcx9pMIAsnxHXFMqOzX0WQYA4Eytg jexRLxH6YIt67hAjYWNmtB5yqaBQhduXclfYNcl56Gi4pW8CFjsb4ccWzowagOyo1HVWUtpx/ afcMEQKGuhe7YeIll9e3AtQ9WryazgSjDFPvTIdIaYpsaMNQ1f7+936rPVQhoqBQL03FtoiiL Fsi5HqeaS+j17U+E2DDlVocvACQ3/+82Y2QJpHdyx3IgaF0EgRsvRtY1SOe1ApIZLZIQcz4RH o3r/3cKV3JxE7k= X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220217_160954_307513_312FD737 X-CRM114-Status: GOOD ( 12.11 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org In order that the end of a clk_div_table can be detected, it must be terminated with a sentinel element (.div = 0). Fixes: 6c81966107dc0 ("clk: hisilicon: Add clock driver for hi3559A SoC") Signed-off-by: Jonathan Neuschäfer --- v4: - add /* sentinel */ comment into sentinel element v3: - no changes v2: - Add Fixes tag --- drivers/clk/hisilicon/clk-hi3559a.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) -- 2.34.1 diff --git a/drivers/clk/hisilicon/clk-hi3559a.c b/drivers/clk/hisilicon/clk-hi3559a.c index 56012a3d02192..9ea1a80acbe8b 100644 --- a/drivers/clk/hisilicon/clk-hi3559a.c +++ b/drivers/clk/hisilicon/clk-hi3559a.c @@ -611,8 +611,8 @@ static struct hisi_mux_clock hi3559av100_shub_mux_clks[] = { /* shub div clk */ -static struct clk_div_table shub_spi_clk_table[] = {{0, 8}, {1, 4}, {2, 2}}; -static struct clk_div_table shub_uart_div_clk_table[] = {{1, 8}, {2, 4}}; +static struct clk_div_table shub_spi_clk_table[] = {{0, 8}, {1, 4}, {2, 2}, {/*sentinel*/}}; +static struct clk_div_table shub_uart_div_clk_table[] = {{1, 8}, {2, 4}, {/*sentinel*/}}; static struct hisi_divider_clock hi3559av100_shub_div_clks[] = { { HI3559AV100_SHUB_SPI_SOURCE_CLK, "clk_spi_clk", "shub_clk", 0, 0x20, 24, 2,