From patchwork Wed Mar 2 19:09:37 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 12766604 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A78B0C433F5 for ; Wed, 2 Mar 2022 19:11:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=7j74P757qaj6WP/O+KGvNMS2TPANQFGfeyUzdJafjXE=; b=fRfIj+vz/fQUFX cMibDfZiiIYufO2eAPGNH/5TboMjbd/SsNxAVXSKJzID1jOzJo/RuRYRnMPjpnWy2e1U0a5vCv2+c f+aAYfpQg6lRyc4ggpa7C/iamm/qpdP3fgSJiKF5WBrGEviU/XyqZ8y2LLNGzlvlay+spAuTmtN1/ HQosUlm+7kX0PmjIqz4lEQRF2bwltB+DFN/vO0OqkvTW4tLFiQLlRq2FPeItnIYhms/Us/TEPaL9h +akwvgb56QA6PBjUgmTZ7NUWELbs0XPrG5FHRa1cUOAHuTlCBCJrWuJQ6JeFnImp4H84fgODj66++ yC1FMI7q5+FHzrkdZFDQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nPUMK-003vi8-3h; Wed, 02 Mar 2022 19:10:00 +0000 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nPUM5-003vcA-TV for linux-arm-kernel@lists.infradead.org; Wed, 02 Mar 2022 19:09:50 +0000 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 971EE3F164 for ; Wed, 2 Mar 2022 19:09:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1646248184; bh=WFYOXtt9pED7Md3w69qXaTq44oOJ0ADXDZapjGJ37mA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=wYUrEwsjCUt6tgi2YlXzs25vJ4SJ6BdvxBvpSBUJkYDI+2mTFo2EguUvwPGSWC7hO cTRPKIhgP3w7qTMHJh4/iq2QQnfSsemYamhulvxzrhps2adTDNbo7Mk9vIAN0bMC7D 1+0oAbUnUr9y2kj47EOKFeCw1dKJzxwhGFMtBBOyTqe1IjxHK9JacsgtZg++dQ10ji XPWZk+1/lIdx/CMJ+1VIcshxouO1HJd2FaYYLbd7UwBWDd3ZRa0TewhNfRbOssNFtm xrXTZsWBeoDcWCpao6Stdiy4VTS+IGHZQETro6lVYcqBnjXrX0LUhJVft+b542Y0G6 i3NwBpaGeO+ag== Received: by mail-ed1-f72.google.com with SMTP id x22-20020a05640226d600b0041380e16645so1536080edd.8 for ; Wed, 02 Mar 2022 11:09:44 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=WFYOXtt9pED7Md3w69qXaTq44oOJ0ADXDZapjGJ37mA=; b=I4Txq2XR9R6b4+AeSr8QoNOMggjtGctXpgf37fRx0mR5Tvsg6Q+UgUi/JQERTMGat1 K+osBbEE3/+afIpeJYvUXeFDZrPWg87h+2tajBhqQPYpPxfPuIpsAatLLBrCH9vqimwx BOtztGSFbahT5pyifGmjUI4SU/2PI4wndn4K+SpB77qnIQ0EsHRTPN4jFka6G5wFRl9S nJUGR3sQG5pQpw/Ntr8iNCSGg7KUAqfichkzTFzGZWRmf2YtJbB0jOUP2Saw+h0Ig5YB vN3imUUZyan1kJce9Y3BCJUz2ZS2V+Dtz7YMogOpMCCsa511YqduETSzXRqgd6RYE0NG 6iSQ== X-Gm-Message-State: AOAM531xNsfHnonjaJKE70VBFK3YvEbR/AWxXMo362Z1qZVzMXIAeGhO Sry4fm8GH82qguj35ttTUlXHRkRVoyl/1sYMqi2RF9AAmqNCZ/iaxGpOIiyczqElOXW5m3LLFme CB9kyjVpQa01s/UY3/MH+iA0ADws8/PhoU5IcSxvqjcdQfAMJJFXR X-Received: by 2002:a05:6402:26c1:b0:412:8942:64a3 with SMTP id x1-20020a05640226c100b00412894264a3mr30774870edd.1.1646248183621; Wed, 02 Mar 2022 11:09:43 -0800 (PST) X-Google-Smtp-Source: ABdhPJyoklmMKNHtJPsg1EFJJcOrrgUfuFjPLq1ALp547n1+JEqDuZaFh3NA3GvphfJApxkirIYcHg== X-Received: by 2002:a05:6402:26c1:b0:412:8942:64a3 with SMTP id x1-20020a05640226c100b00412894264a3mr30774848edd.1.1646248183343; Wed, 02 Mar 2022 11:09:43 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-181-108.adslplus.ch. [188.155.181.108]) by smtp.gmail.com with ESMTPSA id u9-20020aa7db89000000b0041372781e69sm8216383edt.52.2022.03.02.11.09.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Mar 2022 11:09:42 -0800 (PST) From: Krzysztof Kozlowski To: Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski , linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Rob Herring Subject: [PATCH v2 1/2] dt-bindings: usb: samsung, exynos-dwc3: convert to dtschema Date: Wed, 2 Mar 2022 20:09:37 +0100 Message-Id: <20220302190938.6195-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220302190938.6195-1-krzysztof.kozlowski@canonical.com> References: <20220302190938.6195-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220302_110946_157393_CF6DAB57 X-CRM114-Status: GOOD ( 21.91 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Convert the Samsung Exynos SoC USB 3.0 DWC3 Controller bindings to DT schema format. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Rob Herring --- .../devicetree/bindings/usb/exynos-usb.txt | 49 ------- .../bindings/usb/samsung,exynos-dwc3.yaml | 129 ++++++++++++++++++ 2 files changed, 129 insertions(+), 49 deletions(-) create mode 100644 Documentation/devicetree/bindings/usb/samsung,exynos-dwc3.yaml diff --git a/Documentation/devicetree/bindings/usb/exynos-usb.txt b/Documentation/devicetree/bindings/usb/exynos-usb.txt index f7ae79825d7d..61c03c0ef19f 100644 --- a/Documentation/devicetree/bindings/usb/exynos-usb.txt +++ b/Documentation/devicetree/bindings/usb/exynos-usb.txt @@ -64,52 +64,3 @@ Example: phys = <&usb2phy 1>; phy-names = "host"; }; - -DWC3 -Required properties: - - compatible: should be one of the following - - "samsung,exynos5250-dwusb3": for USB 3.0 DWC3 controller on - Exynos5250/5420. - "samsung,exynos5433-dwusb3": for USB 3.0 DWC3 controller on - Exynos5433. - "samsung,exynos7-dwusb3": for USB 3.0 DWC3 controller on Exynos7. - - #address-cells, #size-cells : should be '1' if the device has sub-nodes - with 'reg' property. - - ranges: allows valid 1:1 translation between child's address space and - parent's address space - - clocks: Clock IDs array as required by the controller. - - clock-names: Names of clocks corresponding to IDs in the clock property. - Following clock names shall be provided for different - compatibles: - - samsung,exynos5250-dwusb3: "usbdrd30", - - samsung,exynos5433-dwusb3: "aclk", "susp_clk", "pipe_pclk", - "phyclk", - - samsung,exynos7-dwusb3: "usbdrd30", "usbdrd30_susp_clk", - "usbdrd30_axius_clk" - - vdd10-supply: 1.0V powr supply - - vdd33-supply: 3.0V/3.3V power supply - -Sub-nodes: -The dwc3 core should be added as subnode to Exynos dwc3 glue. -- dwc3 : - The binding details of dwc3 can be found in: - Documentation/devicetree/bindings/usb/snps,dwc3.yaml - -Example: - usb@12000000 { - compatible = "samsung,exynos5250-dwusb3"; - clocks = <&clock 286>; - clock-names = "usbdrd30"; - #address-cells = <1>; - #size-cells = <1>; - ranges; - vdd10-supply = <&ldo11_reg>; - vdd33-supply = <&ldo9_reg>; - - dwc3 { - compatible = "synopsys,dwc3"; - reg = <0x12000000 0x10000>; - interrupts = <0 72 0>; - usb-phy = <&usb2_phy &usb3_phy>; - }; - }; diff --git a/Documentation/devicetree/bindings/usb/samsung,exynos-dwc3.yaml b/Documentation/devicetree/bindings/usb/samsung,exynos-dwc3.yaml new file mode 100644 index 000000000000..22b91a27d776 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/samsung,exynos-dwc3.yaml @@ -0,0 +1,129 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/samsung,exynos-dwc3.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung Exynos SoC USB 3.0 DWC3 Controller + +maintainers: + - Krzysztof Kozlowski + +properties: + compatible: + enum: + - samsung,exynos5250-dwusb3 + - samsung,exynos5433-dwusb3 + - samsung,exynos7-dwusb3 + + '#address-cells': + const: 1 + + clocks: + minItems: 1 + maxItems: 4 + + clock-names: + minItems: 1 + maxItems: 4 + + ranges: true + + '#size-cells': + const: 1 + + vdd10-supply: + description: 1.0V power supply + + vdd33-supply: + description: 3.0V/3.3V power supply + +patternProperties: + "^usb@[0-9a-f]+$": + $ref: snps,dwc3.yaml# + description: Required child node + +required: + - compatible + - '#address-cells' + - clocks + - clock-names + - ranges + - '#size-cells' + - vdd10-supply + - vdd33-supply + +allOf: + - if: + properties: + compatible: + contains: + const: samsung,exynos5250-dwusb3 + then: + properties: + clocks: + minItems: 1 + maxItems: 1 + clock-names: + items: + - const: usbdrd30 + + - if: + properties: + compatible: + contains: + const: samsung,exynos54333-dwusb3 + then: + properties: + clocks: + minItems: 4 + maxItems: 4 + clock-names: + items: + - const: aclk + - const: susp_clk + - const: pipe_pclk + - const: phyclk + + - if: + properties: + compatible: + contains: + const: samsung,exynos7-dwusb3 + then: + properties: + clocks: + minItems: 3 + maxItems: 3 + clock-names: + items: + - const: usbdrd30 + - const: usbdrd30_susp_clk + - const: usbdrd30_axius_clk + +additionalProperties: false + +examples: + - | + #include + #include + + usb { + compatible = "samsung,exynos5250-dwusb3"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + clocks = <&clock CLK_USBD300>; + clock-names = "usbdrd30"; + vdd33-supply = <&ldo9_reg>; + vdd10-supply = <&ldo11_reg>; + + usb@12000000 { + compatible = "snps,dwc3"; + reg = <0x12000000 0x10000>; + interrupts = ; + phys = <&usbdrd_phy0 0>, <&usbdrd_phy0 1>; + phy-names = "usb2-phy", "usb3-phy"; + snps,dis_u3_susphy_quirk; + }; + };